Go to
John Moondanos
Professor
Department of Computer & Communication Engineering
University of Thessaly, Volos, Greece
Protocol Verification in SOC designs - An Industrial Experience
The realities of the consumer electronics market have elevated the importance of SOC designs. As a result, the interconnection of multiple IPs from different sources has created a heightened sense of urgency for improved system validation techniques and a renewed interest in the area of formal verification for Bus protocols. In this talk we will present the many facets of contemporary formal protocol verification, its current successes and challenges, its future promises as well as the implications for the evolution of training curricula for the coming generation of engineers.
About the speaker:
John Moondanos received his BSEE from the National Technical University of Athens, Greece in 1988 and his MSE and Ph.D. Degrees from the University of Texas at Austin in 1990 & 1993 respectively. In 1993 he joined Intel Corp. to pursue his interests in the areas of Design, Test & Formal Verification of VLSI Systems. Dr. Moondanos remained with Intel Corp until 2008, where he became a Principle Engineer having worked on all the major microprocessor designs since the Pentium II. He received the Intel Achievement Award, the company's highest accolade for Technical Achievement based on his work in combinational and sequential Formal Equivalence Checking. In 2008, he joined Jasper Design Automation as a Principle Engineer where he worked on the Formal Verification of SOC designs. In 2009 Dr. Moondanos joined the Computer Engineering Department, of the University of Thessaly, Volos, Greece as an associate Professor, where he is currently serving as the Associate Chair and the Director of Graduate Studies. Dr. Moondanos has served as a consultant to various US companies including Apple and Nvidia.
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive
Registration
Please note that paid registration is required for all participants of the workshop.
The full registration fee of 1200 € includes:
- Attendance to all lectures
- Printed and soft copy lecture notes
- Daily lunch with instructors
- All coffee breaks
- One social event (gala dinner)
Please click HERE to fill the online registration form.
Members of EPFL/ETHZ are offered a reduced rate for registration. EPFL/ETHZ members please click HERE to register.
For further information, you may contact Ms. Melinda Mischler by fax (+41 21 693 69 59) or e-mail (melinda.mischler@epfl.ch).