Go to
Yankin Tanurhan
IoT Optimized IP: Balancing processor performance and energy consumption
Monday, 10 October 2016 at 9:40
Abstract:
Energy consumption is a key constraint for many IoT edge nodes as they operate from batteries, have battery backup with energy harvesting. At the same time, IoT applications are continually evolving to add features and functions such as voice or gesture user interface and security, challenging designers to balance energy consumption and performance. Flexible and configurable processor architectures and subsystems enable designers to meet performance demands without sacrificing energy efficiency. This talk after analyzing a vividly changing IoT market presents techniques and options to reduce system power and increase security.
About the speaker:
Yankin Tanurhan is Vice President of Engineering for DesignWare Processor Cores, IP Subsystems and Non-Volatile Memory at Synopsys. He leads the low power and high performance ARC and EV embedded Processor developments targeted from Mobile, IoT, Embedded Vision, Digital Home, Automotive/Industrial, Security to Storage markets, ASIP tool development with products like ASIP Designer and Programmer, IP Subsystems products like Sensor Fusion, Audio, Vision and Security Subsystems and CMOS based Non Volatile IP development. Before joining Synopsys, Dr. Tanurhan was Vice President and General Manager of Virage Logic's Processors, SoC Infrastructure and NVM Solutions business units. Virage Logic was acquired by Synopsys in September 2010. Prior to this, Dr. Tanurhan served as Vice President of Actel's Advanced Applications and System Solutions, where he lead Actel's new architecture design, IP and MPU business units, system and hardware tools and product validation departments. He was also responsible for leading Actel's embedded FPGA, embedded processor and DSP activities.
Previously in his research career he served as the director of the department of electronic systems and microsystems of FZI (Forschungszentrum Informatik) a German contract research institute attached to the University of Karlsruhe. Dr. Tanurhan has authored more than 100 papers in refereed publications. He holds a B.S. and M.S. in Electrical and Computer Engineering from Rheinisch Westfaellische Technische Hochschule (RWTH) in Aachen, Germany and a Dr. Ing. degree summa cum laude in Electrical Engineering from the University of Karlsruhe (TH) in Karlsruhe, Germany.
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive