Go to
Rajesh Gupta
Professor
Department of Computer Science and Engineering
University of California, San Diego, CA - USA
Webpage
Characterization and Visiulization of Power use Variability in High Performance Platforms
Variation in power use comes from various sources that include periodic processes over multiple time scales as well as random fluctuations. As a part of the Variability expeditions we have been experimenting with methods to detect such variations in real-time as well as characterize these for identification of major sources of variability. In this talk, I will review results from these ongoing experiments.
About the speaker:
Rajesh Gupta is a professor and holder of the QUALCOMM endowed chair in Embedded Microsystems in the Department of Computer Science & Engineering at UC San Diego, California. He received his B. Tech. in Electrical Engineering from IIT Kanpur, India in 1984, MS in EECS from UC Berkeley in 1986 and a Ph. D. in Electrical Engineering from Stanford University in 1994.
Earlier he worked as a circuit designer at Intel Corporation, Santa Clara, California as a member of three successful processor design teams; and on the Computer Science faculty at University of Illinois, Urbana-Champaign and UC Irvine.
His current research is focused on energy efficient and mobile computing issues in embedded systems. He is author/co-author of over 150 articles on various aspects of embedded systems and design automation and four patents on PLL design, data-path synthesis and system-on-chip modeling.
Gupta serves as an advisor to Tallwood Venture Capital, RealIntent, Calypto and Packet Digital Corporation.
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive
Registration
Registration is free of charge. Please send an e-mail with subject line "Nanosystem Design and Variability" to anil.leblebici@epfl.ch to register. Make sure to state your full name and affiliation.