Go to
Martin Roetteler
Ancilla management for quantum and reversible computation
Principal Researcher
Quantum Architectures and Computation Group
Microsoft Research Redmond
Redmond, Washington, USA
Tutorial - Thursday, 28 September 2017 at 16:00 in room BC 420
Abstract:
I will present tools for resource-aware compilation of higher-level, irreversible programs into lower-level, reversible circuits. Our main focus is on optimizing the memory footprint of the resulting reversible networks and on managing so-called ancillas, which are qubits that can be used as scratch space for computations. I will present techniques to trade ancillas versus circuit depth versus compilation time and will highlight applications that benefit from `dirty ancillas'. The latter refers to quantum memory that has already been allocated but which can still be useful as a catalyst for certain computations.
About the speaker:
Martin Roetteler received a Ph.D. in computer science from the University of Karlsruhe, Germany, in 2001. Subsequently, from 2003-2004 he held a post-doc position at the Institute for Quantum Computing from at U Waterloo. From 2005 onward he was a Research Staff Member at NEC Laboratories America and from 2007-2013 he was the leader of NEC's Quantum IT group in Princeton. In 2013, Martin joined Microsoft Research in Redmond as a Senior Researcher. He worked on projects funded by ARO, NSA, the European Union, and the German DFG. He was the PI of the IARPA QCS project TORQUE, a joint effort between Raytheon/BBN Technologies, NEC Labs America, U Waterloo, and U Melbourne. Martin's research focuses on quantum algorithms, quantum programming languages, and quantum error-correction.
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive
On-Line Registration
Workshop registration is mandatory but free of charge. Please click here to go to the on-line registration form.
Thank you very much for your interest in our workshop. Registration is now closed.
Downloads
Presentation slides:
Venue
All talks will take place at EPFL room BC 420. Please click here to go to the interactive EPFL map.