Go to
Eui-Young Chung
A Case Study of Mobile SoC Architecture Design Based on Transaction-Level Modeling
Eui-Young Chung, Associate Professor at Yonsei University, Seoul, Korea
Abstract: Rapid growth of the mobile application market is strongly driving the semiconductor industry for a cost-effective chip solution. Meanwhile, the design complexity of mobile SoC is rapidly increasing due to high-throughput data processing capability demands.
In this talk, we are presenting a case study of mobile SoC architecture design aiming at supporting high-throughput data processing requirements with reduced design effort. For this purpose, we adopt a Transaction-Level Modeling (TLM) method for fast and accurate system architecture exploration, especially focusing on system on-chip communication architecture. Using this method, we could easily identify the design bottlenecks from many architectural choices and improve and verify the architecture in the early design stage, which in turn reduces the overall design iteration time.
About the speaker: Eui-Young Chung recieved his BS and MS degrees from Korea University, his PhD degree from Stanford University in 1988, 1990, and 2002 respectively. He has worked as principal engineer in Samsung Electronics between 1990 - 2002. Currently, he is an associate professor at Yonsei University, Seoul, Korea.
Chung's research interests include system architecture design and methodology, low power design, VLSI CAD.
Download visuals (344 kB pdf)
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive