Go to
Michael Speth
Trends and Challenges in Wireless SOC Design
The design, verification and bring-up of wireless SOCs is one of the biggest challenges in the semiconductor industry. Despite the progress in semiconductor technology the pressure in this segment still further increases:
- Wireless markets develop heterogeneously in Europe, the US and emerging markets forcing us to squeeze more and more functionality on a single base-band processor.
- The demand on mobile data rates and spectral efficiency is still increasing, asking for very elaborate signal processing.
- The decreasing technology nodes fail to meet the additional demand on functionality and further aggravate some power consumption and reliability problems.
To meet these requirements the usage of highly customized architectures with complex HW / SW interaction is mandatory. Combined with the further increased functional complexity we now face a situation where no longer the HW design but the system-level verification and system bring-up are the biggest challenge.
The talk will detail these industry trends, and show how they impact architectures and system design. Focus will be on the tremendous verification challenge and on strategies to meet it.
About the speaker:
Michael Speth graduated from RWTH-Aachen in 1995. From 1995 he was with the Institute for Integrated System (ISS) at the RWTH-Aachen and received his Ph.D. in 2000. Between 2000-2011 he worked for Infineon Technologies as systems engineer for 3G and 4G baseband architectures.
In 2011 he joined Intel technologies as part of an acquisition. At Intel he currently leads a team for algorithm and architecture innovations and is responsible for 3G modem concepts.
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive
Registration
Registration is required to attend the workshop and is free of charge. Please click HERE to complete the online registration form.
You may contact anil.leblebici@epfl.ch with questions about the workshop.