Go to
Larry Jones
Scientist, Implementation Group
Synopsys Inc.
Mountain View, California, USA
Static Timing for the Other 99%
Static timing analysis (STA) is a cornerstone for design and verification of today’s SoC’s. The challenges of building larger systems with more complex constraints and much smaller geometries have introduced new complexities that force us to rethink approaches. For example, embedded memories with their complex but critical timing signals are quickly dominating silicon real-estate, but have largely been ignored by the STA world until recently. In another example, while gate-level STA approaches are almost universally accepted, some main-stream design groups are now including transistor-level STA as part of the flow to handle more complex design styles, reduce pessimism, and address nanometer effects at a deeper level. The talk will examine limitations that are becoming more relevant with shrinking geometries and will examine new approaches being explored to address the challenges of modern IC design.
About the Speaker:
Larry G. Jones received his Ph.D. from The Pennsylvania State University in 1986. He was an Assistant Professor of Computer Science at the University of Illinois Urbana-Champaign from 1986 to 1992. From 1992 to 2000, he held senior management roles at Motorola, including Director of the Moscow Research Laboratory and Managing Director of the Phoenix Software Center. From 2000 to 2001, Dr. Jones served as Vice President of Engineering at Cadabra Design Automation. Joining Synopsys in 2001, Dr. Jones is a Synopsys Scientist and chief architect of transistor-level static timing products.
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive
Registration
Please note that paid registration is required for all participants of the workshop.
The full registration fee of 1200 € includes:
- Attendance to all lectures
- Printed and soft copy lecture notes
- Daily lunch with instructors
- All coffee breaks
- One social event (gala dinner)
Please click HERE to fill the online registration form.
Members of EPFL/ETHZ are offered a reduced rate for registration. EPFL/ETHZ members please click HERE to register.
For further information, you may contact Ms. Melinda Mischler by fax (+41 21 693 69 59) or e-mail (melinda.mischler@epfl.ch).