Go to
Vasilis Pavlidis
Post-doctoral Researcher
Integrated Systems Laboratory
Swiss Federal Institute of Technology, Lausanne, Switzerland
Webpage
Process Variation Effects in 3-D Clock Distribution Networks
This talk emphasizes the effect of manufacturing variations on the design of 3-D integrated systems. Including both the within-die and die-to-die process variations, a statistical model that describes the variability of skew within 3-D clock distribution networks is proposed. Both the systematic and random components of process variations are considered in this model. Several 3-D clock distribution topologies are analyzed using this model. The susceptibility of these topologies to process variations is shown to change considerably. Design guidelines are offered and new 3-D clock distribution networks that result in lower process-induced skew variation are proposed.
About the speaker:
Dr. Vasilis Pavlidis was born in 1976 in Kavala, a picturesque city northeast of Greece. He grew up in Athens where he spent most of his teen years. He received the Bachelor’s and Master’s degrees from the Electrical and Computer Engineering department of the Democritus University of Thrace, Xanthi, Greece. In September of 2002, he joined the ECE department of the University of Rochester, Rochester, NY, USA. Under the supervision of Professor Eby G. Friedman, he received his Master's degree in 2003 and PhD degree in 2008 from the University of Rochester. He joined the Integrated Systems Laboratory at EPFL as a post-doctoral researcher in September 2008.
His broader research interests are in the area of interconnect design and analysis, IC design, and related design methodologies:
• 3-D integrated circuit design
• Interconnect modeling, analysis, and design
• Process variations effects on integrated circuit design
• Mixed-signal circuit design
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive
Registration
Registration is free of charge. Please send an e-mail with subject line "Nanosystem Design and Variability" to anil.leblebici@epfl.ch to register. Make sure to state your full name and affiliation.