Go to
Kaustav Banerjee
Nanoelectronic Circuits and Tools
14-18 July 2008, EPFL Auditorium CO3
Professor
Department of Electrical and Computer Engineering
University of California, Santa Barbara, CA - USA
Webpage
Lecture 1: Thursday, 17 July 2008 (10h00-11h00) CO3
Carbon Nanotube Interconnects for Next Generation ICs - Part I
This lecture will highlight the issues and challenges related to nanoscale copper interconnects that is leading the search for new alternative materials. It will also provide a detailed introduction to carbon nanotubes (CNTs) and their attractive properties that make them a likely candidate to replace copper. It will also discuss the physical interpretation of resistance, capacitance and inductance in a CNT bundle and provide an overview of the state-of-the-art in the fabrication of single and multi-walled metallic CNT-bundle interconnects.
Lecture 2: Wednesday, 16 July 2008 (11h15-12h15) CO3
Carbon Nanotube Interconnects for Next Generation ICs - Part II
This lecture will discuss the state-of-the-art in CNT interconnect modeling and provide comparisons of their performance with respect to copper interconnects. It will present equivalent circuit models for both single and multi-walled CNT bundles and their delay analysis. High-frequency effects and their implications will be discussed in detail. Moreover, electro-thermal issues in CNT interconnects will be analyzed. Finally, some possible applications of CNT interconnects will be discussed.
About the speaker:
Kaustav Banerjee is a Professor of Electrical and Computer Engineering at the University of California-Santa Barbara, where he directs the Nanoelectronics Research Lab and is an affiliated faculty of the California Nanosystems Institute.
After receiving his Ph.D. in Electrical Engineering and Computer Sciences from UC Berkeley in 1999, he was with Stanford University as a Research Associate at the Center for Integrated Systems. His present research interests focus on nanometer scale issues in VLSI as well as on circuits and systems issues in emerging nanoelectronics. His research has been chronicled in over 150 journal and refereed international conference papers. He has also received a numerous awards and honors in recognition of his work, including a Best Paper Award at the Design Automation Conference (2001), the ACM SIGDA Outstanding New Faculty Award (2004), a Research Award from the Electrostatic Discharge Association (2005), an IEEE-Micro Top Picks Award (2006), and an IBM Faculty Award (2008).
Secondary navigation
- EPFL Workshop on Logic Synthesis and Emerging Technologies
- Luca Amaru
- Luca Benini
- Giovanni De Micheli
- Srini Devadas
- Antun Domic
- Rolf Drechsler
- Pierre-Emmanuel Gaillardon
- Jie-Hong Roland Jiang
- Akash Kumar
- Shahar Kvatinsky
- Yusuf Leblebici
- Shin-ichi Minato
- Alan Mishchenko
- Vijaykrishnan Narayanan
- Ian O'Connor
- Andre Inacio Reis
- Martin Roetteler
- Julien Ryckaert
- Mathias Soeken
- Christof Teuscher
- Zhiru Zhang
- Symposium on Emerging Trends in Computing
- Layout synthesis: A golden DA topic
- EPFL Workshop on Logic Synthesis & Verification
- Luca Amaru
- Luca Benini
- Robert Brayton
- Maciej Ciesielski
- Valentina Ciriani
- Jovanka Ciric-Vujkovic
- Jason Cong
- Jordi Cortadella
- Giovanni De Micheli
- Antun Domic
- Rolf Drechsler
- Henri Fraisse
- Paolo Ienne
- Viktor Kuncak
- Enrico Macii
- Igor Markov
- Steven M. Nowick
- Tsutomu Sasao
- Alena Simalatsar
- Leon Stok
- Dirk Stroobandt
- Tiziano Villa
- Symposium on Emerging Trends in Electronics
- Raul Camposano
- Anantha Chandrakasan
- Jo De Boeck
- Gerhard Fettweis
- Steve Furber
- Philippe Magarshack
- Takayasu Sakurai
- Alberto Sangiovanni-Vincentelli
- Ken Shepard
- VENUE
- Panel on Circuits in Emerging Nanotechnologies
- Panel on Emerging Methods of Computing
- Panel on The Role of Universities in the Emerging ICT World
- Panel on Design Challenges Ahead
- Panel on Alternative Use of Silicon
- Nano-Bio Technologies for Lab-on-Chip
- Functionality-Enhanced Devices Workshop
- More Moore: Designing Ultra-Complex System-on-Chips
- Design Technologies for a New Era
- Nanotechnology for Health
- Secure Systems Design
- Surface Treatments and Biochip Sensors
- Security/Privacy of IMDs
- Nanosystem Design and Variability
- Past Events Archive