

Why Design Must Change: Rethinking Digital Design

Mark Horowitz

Rambus, Inc. Stanford University horowitz@stanford.edu





Dennard's MOS Scaling (1974)



• E = V/L is constant, so i scales to αi (i/ μ is stable)















Wrong Again – Dennard Scaling is Dead

Vth scaling has stopped

- kT/q does not scale
- Leakage grows if Vth scales

Vdd/Vth sets gate speed

- If Vth doesn't scale
- Vdd scaling will slow down

If Vdd does not scale

• Energy scales slowly



Technology Scaling Today

Device sizes are still scaling

- Cost/device is still scaling down
- This is what is driving scaling

Voltages are not scaling very fast

- Threshold voltages set by leakage
- Gate oxide thickness is set by leakage
 This means that the channel lengths are not scaling
 Current is increasing by stressing silicon

Now Vdd and Vth are set by optimization





Problem with Different Technologies

If you build it, generally they don't come

• Unless they absolutely have to

Design processes have been optimized for silicon

• Working on making it better for over 30 years

Silicon has set:

- Notions of logic (binary signals), digital design styles
- Computing (distinct memory and logic)
- Relative size and speed of memory logic

No new technology will fit this mold well

• Changing the world is hard

Maturing of Silicon

Silicon will not disappear

It will still be a huge business
 Growth rate is slower, Eventually very slow scaling

Silicon has become like concrete and steel

- Basis of a huge industry
- Critical to nearly everything
- But fairly stable and predictable

Will remain the dominate substrate for computing

• And performance be limited by power dissipation

This is an Exciting Future

Will see tremendous innovative uses of computation

- Capability of today's technology is incredible
- Can add computing and communication for nearly \$0
- Key questions are what problems need to be solved?

Most performance system will be energy limited

- These systems will be optimized for energy efficiency
- At fixed power, more ops/sec requires lower energy/op
 Technology is no longer providing the needed reductions

Both will require us to rethink our approach to design!

Outline for Rest of Talk

Explore energy-optimized designs

• Brief digression on DRAMs

Need to create customized solutions

• Design NRE is the big problem

Turning the design process inside out

• Create chip generators not chips

To Optimize Performance/Energy: Sell High Energy / Buy Low Energy









Useful Architectural Space is Small





TSV Does Not Help This Problem!

With current DRAM interfaces

- Roughly $\frac{1}{2}$ the power goes to I/O
- This uses 15-20 pJ/bit I/O

Intel / IBM / Rambus have all demo'd <3pJ/bit I/O

• Thus the interface power will be a small percent of the total

Rambus has described a fast wake up interface

- 20ns from power down (no clocks) to operation
- 3pJ/bit is the total DRAM and controller I/O energy

Energy Efficient DRAM



Energy Efficient DRAM



Key to High Performance/Low Energy: Problem Reformulation

Best way to save energy is to do less work

- Energy directly reduced by the reduction in work
- Reduces the time for the function as well



Exploit Specialization

Optimize execution units for specific applications

- Reformulate the hardware to reduce needed work
- Can improve energy efficiency for a class of applications

SIMD/vectors units can be more efficient than CPUs

- Exploit locality, reuse
- High compute density

ASICs are more efficient than DSP/Vector engines

• If we want efficiency, we need more application optimization

ASIC/SOC Design Trends

Rising non-recurring engineering costs



So Close, and Yet So Far

Have a technology that is nearly infinitely capable

- But it costs too much to design (\$20M)
- Unless you have a very large market to serve
- Fewer people are designing chips today

Reminds me of the mid 1980's

- Custom chips could do a lot, but were expensive to design
- Only got standard products
- But then synthesis and place and route were invented
 Created the ASIC business model

Need a new design innovation!

Gordon Moore Was (Is) a Smart Man **Design cost Power dissipation** What to do with all the functionality possible Electronics, Volume 38, Number 8, April 19, 1965 HANDY HOME COMPUTERS NOTIONS COSMETICS

ftp://download.intel.com/research/silicon/moorespaper.pdf

Doing Better? Chip design is expensive since chips are complex But the building blocks are well known Many of the optimizations are well known too • Designers often do many of the same steps Part of the reason for off-shoring Don't need experience Getting the system to work is hard There is a lot of turning the crank that is needed

Can we automate some of the crank turning?

What I Want

I want to work at the architectural level

- What this is depends on the system being built
- Highest level that controls the performance
 Hardware = the architecture/microarchitecture
 Application = application architecture

Want to start with an architectural simulator

- With lots of parameters
 These exploit previous cleverness
- Which is extensible
- Has a software tool chain





Silicon Compilers Again? Haven't We Been There, Done That

Well yes and no

- I do want the system to generate silicon (yes)
- I don't believe it will take application code and "compile" it (no)

Think of it as a way of encoding design knowledge

- We think of many alternatives in a design; then choose one **For the next application perhaps another alternative is best**
- We optimize designs at each level, but then freeze them **What happens if we let the design remain flexible?**

Started thinking about this for VLSI design

• Now I think it is much more important for embedded systems

Rethinking Digital Design

Build chip generators, not chips

- No one builds a single chip, it is too expensive Everyone is planning a follow on chip
- Basically create the design so it can be leveraged, explicitly
 And I am not talking about reusing the parts, but the system
- Initially make it just flexible enough to be useful Don't try to create an impossible system

Chip generators solve many problems

- Raises the level of design
- Allows the design to be globally optimized
- Flexibility is done in a constrained environment
 Don't have arbitrary connection of complex blocks

Turns Today's Design Process Inside Out

Conventional System-on-Chip Design:

- Designer creates system from complex components IP components are designed in advance End with a squashy design of fixed components
- SoC designer has to connect multiple IP blocks: Interface adapters between different blocks Complex verification

Generator:

- Designer tunes parts in a "fixed" system architecture Fixed design of squashy components
- Functional interfaces remain constant
 Reusable validation

How to Test This Idea: Reconfigurable Chip Multi-Processor

Smart Memories - Scalable modular tiled architecture

- Various memory structures supported:
 Caches, local memories/scratchpads, FIFOs
- Supports multiple programming models including:
 Cache coherence, streaming, transactional memory



Smart Memories - A "Pretend" Generator





Key Question: What is the Benefit of a Chip Generator?

What is the potential gain in energy efficiency?

- Can we remove limitations of processing elements
 Overheads and limitations of parallel execution units
 "Instruction" fetch overheads
- Limitation on memory / communication elements

How application specific are these optimization?

If not too specific, we can build a better universal machine
 Or at least build machines for wide application classes





Final Result is Within 3x of ASIC

Generic optimization (data parallel / subword)

- Are good, but only give about 20x in performance 8x in energy Final optimizations are very application specific
- But are worth 10-20x in energy!







Generating Circuit Tradeoffs

Synthesize each block for various delay targets

• To produce different circuit topologies

Optimize each topology for gate sizing

• Use LSGS to produce optimal tradeoff between energy and delay

Merge circuit tradeoffs of each topology to results







Verification In The Chip-Gen Sense

Design verification is the biggest hurdle

- Said to account for 50%-70% of chip labor costs
- Expected to be main challenge of chip generator as well

We do not believe in "correct by construction"

- Everything can have a bug
- Need to generate verification collateral too

Creates opportunities for creating new tools

- Like the generic optimizer
- Surprisingly a generator can be easier to validate ...



Could Generators Help Validation?

Thought generators make validation harder

- Adds new state, new things to check
- Grows design options

But we sometimes add flexibility to check designs

- Change queue sizes, ordering, timing
- Add randomness to stimulus

If the generator creates different variants

• Isn't it just adding a different type of randomness?



Conclusions

The technology engine driving IT is slowing down

• Power efficiency is the real problem

Need to enable efficient application creation

• Both in the \$ used to solution and Watts/Performance

Need to rethink design

- Turn conventional process inside out
- Codify tasks we know how to do for this application domain
- And validation might actually become easier too.