I. INTRODUCTION

In recent years, we have observed spectacular advancements in the area of nano-circuits and systems at several levels, from the fabrication material and device levels to the system and application levels.

New emerging materials provide us with a wealth of new devices such as (silicon) nanowires, graphene, and carbon nanotubes fabricated in various technologies. Applications of these devices are vast and include, but are not limited to, new computing and memory structures, super-capacitors, as well as nanobio-sensors based on the molecular combination of molecular probes to electronic devices.

At the system level, we see the useful and prolific combination of components such as sensors and data acquisition systems, energy harvesting, and storage units, as well as signal conditioning, processing, and communication subsystems designed in heterogeneous technologies. The design and realization of such systems require research in related areas, from circuits to architectures and to reliable computing.

At the application level, we witness the emergence of prototypes and products for personalized medicine (e.g., chemical and biological analysis, medical stimulators, labs-on-chips), for environmental control (e.g., sensor networks, smart buildings, smart city, smart grid) and for the consumer market (e.g., next generation cell phone systems, image and signal sensors/processors) and many others.

All these systems are characterized by the growing heterogeneity of components, ranging from materials and devices to circuits and subsystems. Analysis and design of such heterogeneous circuits and systems is a very important problem and to date current solutions have been just scratching the surface. As it can be expected, design and manufacturing issues will become more prominent in the coming years with further device down-scaling and hybridization of technologies.

The IEEE Circuits and Systems Society Forum on Emerging and Selected Topics (CAS-FEST)—held in Seoul, Korea, in May 2012 in conjunction with ISCAS, had the objective to provide the audience with a cross-sectional view of the aforementioned areas and challenges. The thematic focus of the CAS-FEST 2012 was Heterogeneous Nano Circuits and Systems.

This special issue of the JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (JETCAS) has the purpose to collect some selected contributions to the workshop as well as other works in these domain, all subject to peer review. In particular, this issue focuses on two specific topics: biomedical circuits and systems, and 3-D integrated circuits and systems. This choice is motivated by a synergy of the spontaneous contributions in these areas as well as by the importance of these fields. We will review these two areas at large before briefly summarizing the contributions.
a wide array of techniques. Still there is a strong potential for improvement, by exploring various sensing mechanisms, using advanced electronic devices and materials, and tightly coupling electronic sensing to data acquisition chains. The Swiss Nano-Tera.ch [1], [2] program has been addressing several of these challenges.

In the bio-circuit and system domain, heterogeneity is present through the use of different materials and technologies. In particular, papers in this issue will feature sensors using hybrid materials, the combination of complementary metal–oxide–semiconductor (CMOS) and flexible electronics, as well as the use of optical technologies to power electronic circuits.

### III. THREE-DIMENSIONAL INTEGRATION

Energy efficiency is the most significant challenge for continued integration of systems according to Moore’s law, the principal driver behind the semiconductor industry: from supercomputers and large-scale server clouds that face the challenges of cooling power-hungry circuits, all the way to mobile devices that are limited by battery life and form factor. Three-dimensional integrated circuits (3-D ICs) consist of multiple layers of (electronic) circuits integrated vertically using a variety of integration technologies. This is in sharp contrast to traditional ICs with transistors only on the bottom-most layer. 3-D ICs can enable energy-efficient systems with reduced form factors (or increased integration density), addressing the needs of both high-performance clouds and low-power mobile applications [8]. Recent demonstrations of memory-on-logic [3], [4], memory-on-memory [5], and Xilinx FPGA components integrated on an interposer show promising improvements in energy-efficiency, area, and integration options.

3-D integration also paves a promising path toward heterogeneous integration using a variety of materials such as III-V semiconductors and carbon nanotubes [6], [7].

3-D integration technologies can be broadly classified into two categories:

1) Parallel 3-D integration, where ICs are fabricated separately and integrated afterwards. Through-silicon-vias (TSVs) are generally used for such 3-D integration.

2) Sequential or monolithic 3-D integration where circuits are fabricated layer-by-layer on the same wafer. Unlike parallel 3-D, monolithic 3-D ICs can use conventional vias to connect circuits on different layers. This results in significantly improved via densities.

It is challenging to achieve monolithic 3-D integration using silicon CMOS due to the thermal budget constraints during circuit fabrication. Hence, novel monolithic 3-D integration techniques are essential. This special issue highlights one such technique for silicon CMOS. New materials such as carbon nanotubes create new opportunities for high effective monolithic 3-D integration [7].

3-D ICs face several design challenges. Removal of the heat dissipated on the upper layers is a major problem especially for 3-D ICs with logic-on-logic. Though TSVs can greatly improve the vertical heat conduction, effective lateral thermal conduits are required to obtain good lateral heat conduction in 3-D ICs. For silicon-based monolithic 3-D ICs with silicon substrate thinner than 1 μm, lateral heat conduction can be a very significant challenge due to the low thermal resistance path through the silicon substrate. Other significant 3-D IC design challenges include proper system-level partitioning, floorplanning and physical design, distribution of noise-free power supply to circuits on various layers, and ensuring high manufacturing yield, test quality, and reliability.

Heterogeneity within 3-D Integration is intrinsically present due to the variety of materials and processing steps used, as shown by the papers in this special issue.

### IV. CONTRIBUTIONS TO THIS ISSUE

This special issue includes seven excellent contributions to bio-circuits and systems and 3-D integration, thus demonstrating the importance of hybridization of fabrication and design technologies, as stressed at the CAS-FEST Symposium, Seoul, Korea. The contributions are summarized below.

#### A. Biomedical Circuits and Systems

Beero et al. present “A Self-Contained System with CNTs-Based Biosensors for Cell Culture Monitoring.” The study of cell cultures, including stem cells, is achieved today mainly by manually sampling the culture and testing the concentration of quantities of interest. Most often cultures are kept in incubators. This new system comprises a peristaltic pump, a sensor array, a data acquisition, and transmission chain that can be placed next to the culture and operate autonomously. The sensors measure glucose and lactate concentrations using a new concept of nanostructured probes with carbon nanotubes (CNTs) functionalized by oxidases. The readout is achieved wirelessly via Bluetooth, and thus can be done while keeping the culture undisturbed within an incubator. The sensor properties compare favorably with the state of the art in several metrics. Moreover, the sensors can be functionalized to sense other chemicals of interest.

Printed electronics provides us with an interesting technology for biomedical circuits and systems. Xie et al. in “Heterogeneous Integration of Bio-Sensing System-on-Chip and Printed Electronics” show a prototype of a wearable bio-sensing node. A customized mixed-signal system-on-chip (SoC) with the size of 1.5 × 3.0 mm² is utilized to amplify, digitize, buffer, and transmit the sensed bio-signals, while inkjet printing technology is employed to print silver ink nano-particles on a flexible substrate to realize electrodes and interconnections. A case-study system is designed and optimized for electrocardiogram recording applications. The total size of the implemented bio-sensing node is 4.5 × 2.5 cm², which is comparable with a commercial electrode. This inkjet printed heterogeneous integration approach offers a promising solution for the next-generation cost-effective personalized wearable healthcare monitoring devices.

Sarioğlu et al. in “An Optically Powered CMOS Receiver System for Intravascular Magnetic Resonance Applications” propose a new low-power optically powered receiver system designed in 0.18 μm triple-well UMC CMOS technology. Optical transmission is used for power delivery and signal transmission. The system can be powered optically, either
continuously by a set of on-chip CMOS photodiodes or intermittently by a novel optical power supply unit. Furthermore, they show that the front-end of the receiver can function properly by using only a single on-chip CMOS photodiode. The proposed system can be utilized in a variety of electrically isolated low-power micro-scale applications e.g., implantable devices, wireless sensor, and smart-dust applications, particularly as an intravascular receiver in 1.5 T magnetic resonance imaging (MRI) environment.

B. 3-Dimensional Integration

A major challenge in 3-D integration is powering the system, and two papers address this issue within 3-D stacks using TSV technology. Recall that TSVs are manufactured in different ways and at different times of the manufacturing process: this is referred to as via-first, via-middle, and via-last. Such approaches have each advantages and disadvantages. Satheesh and Salman in “Power Distribution in TSV-Based 3-D Processor-Memory Stacks” show that the area overhead of a power distribution network with via-first TSVs is approximately 9% as compared to less than 2% in via-middle and via-last technologies. Despite this drawback, a via-first based power network is typically overamped and the issue of resonance is alleviated. A via-last based power network, however, exhibits a relatively low damping factor and the peak noise is highly sensitive to the number of TSVs and decoupling capacitance.

Another related power-distribution challenge in complex ICs is discussed in the paper “Distributed On-Chip Power Delivery” by Kose and Friedman. Future ICs are expected to contain several distributed voltage regulators to achieve energy efficiency. Such a design philosophy requires new techniques to determine the correct locations of on-chip power supplies and decoupling capacitors. This paper presents a methodology to address this challenge.

A different avenue of fabricating 3-D circuits is by monolithic integration. Batude et al. present “3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function with CMOS.” As discussed earlier, sequential 3-D integration of silicon CMOS ICs suffer from fabrication temperature constraints (less than 650 °C). Unfortunately, conventional silicon MOSFET fabrication does not satisfy this constraint. This paper presents a technique which achieves the temperature budget: a low-temperature process for fabricating silicon MOSFETs (both p- and n-types) on upper layers of 3-D ICs with little performance impact. This is a major result, and can enable future generations of exciting 3-D IC designs: interesting field programmmable gate array (FPGA) architectures, co-integration of nano electromechanical (NEM) resonators and CMOS image sensors, or even vertical CMOS library cells.

MOS technologies enable the embedding of readout, analog-to-digital conversion, control, processing and communication circuitry along with high-quality photo-sensors on one chip. Suarez et al. in their paper “CMOS-3-D Smart Imager Architectures for Feature Detection” propose a novel multi-layered smart image sensor architecture for feature extraction. This architecture is intended for 3-D IC technologies consisting of two layers (tiers) plus memory. The top tier includes sensing and processing circuitry aimed to perform Gaussian filtering and generate Gaussian pyramids in fully concurrent way. The circuitry in this tier operates in mixed-signal domain. This tier can be further split into two for improved resolution: one containing the sensors and another containing a capacitor per sensor plus the mixed-signal processing circuitry. Regarding the bottom tier, it embeds digital circuitry entitled for the calculation of Harris, Hessian and difference of Gaussians (DoG) detectors. The overall system can hence be configured by the user to detect interest points by using the algorithm out of these three better suited to practical applications. The Gaussian pyramid is implemented with a switched-capacitor (SC) network. The novelty of the proposed approach relies on the way the circuit structures are arranged into the architecture.

V. CONCLUSION

We hope that the readers will enjoy this special issue and that the contributions presented here will stimulate their interests in the forthcoming technologies for circuits and systems.

GIOVANNI DE MICHELI, Guest Editor
Institute of Electrical Engineering
EPFL
Lausanne, 1015 Switzerland

SUBHASISH MITRA, Guest Editor
Department of Electrical Engineering
Stanford University
Stanford, CA 94305 USA

MACIEJ OGORZALEK, Guest Editor
Department of Electrical Engineering
Jagiellonian University
Krakow, 31-007 Poland

REFERENCES

Giovanni De Micheli (F’94) is Professor and Director of the Institute of Electrical Engineering and of the Integrated Systems Centre at EPFL Lausanne, Switzerland. He is program leader of the Nano-Tera.ch program. Previously, he was Professor of Electrical Engineering at Stanford University, Stanford, CA. His research interests include several aspects of design technologies for integrated circuits and systems, such as synthesis for emerging technologies, networks on chips and 3-D integration. He is also interested in heterogeneous platform design including electrical components and biosensors, as well as in data processing of biomedical information. He is a founding member of the Alari institute at Universita’ della Svizzera Italiana (USI), Lugano, Switzerland, where he is currently Scientific Counselor. He is author of “Synthesis and Optimization of Digital Circuits” (McGraw-Hill, 1994), co-author and/or co-editor of eight other books and of over 500 technical articles. His citation h-index is 76 according to Google Scholar.

Prof. De Micheli is a Fellow of ACM and a member of the Academia Europaea. He is member of the Scientific Advisory Board of IMEC and STMicroelectronics. He is the recipient of the 2012 IEEE/CAS Mac Van Valkenburg award for contributions to theory, practice and experimentation in design methods and tools and of the 2003 IEEE Emanuel Piore Award for contributions to computer-aided synthesis of digital systems. He received also the Golden Jubilee Medal for outstanding contributions to the IEEE CAS Society in 2000, the D. Pederson Award for the best paper on the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS in 1987, and several Best Paper Awards, including DAC (1983 and 1993), DATE (2005), and Nanoarch (2010 and 2012). He has been serving IEEE in several capacities, namely: Division 1 Director (2008–2009), co-founder and President Elect of the IEEE Council on EDA (2005–2007), President of the IEEE CAS Society (2003), Editor-in-Chief of the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (1987–2001). He has been Chair of several conferences, including DATE (2010), pHealth (2006), VLSI SOC (2006), DAC (2000), and ICCD (1989).

Subhasish Mitra (SM’06) directs the Robust Systems Group in the Department of Electrical Engineering and the Department of Computer Science of Stanford University, Stanford, CA, where he is the Chambers Faculty Scholar of Engineering. Prior to joining Stanford University, he was a Principal Engineer at Intel Corporation. His research interests include robust system design, VLSI design, CAD, validation and test, and emerging nanotechnologies. His X-Compact technique for test compression has been used in more than 50 Intel products, and has influenced major Electronic Design Automation tools. The IFRA technology for post-silicon validation, created jointly with his student, was characterized as “a breakthrough” in a Research Highlight in the Communications of the ACM. His work on the first demonstration of carbon nanotube imperfection-immune digital VLSI, jointly with his students and collaborators, was selected by the NSF as a Research Highlight to the U.S. Congress, and was highlighted “as a significant breakthrough” by the SRC, the MIT Technology Review, the New York Times, and several others.

Prof. Mitra’s honors include the Presidential Early Career Award for Scientists and Engineers from the White House, the highest U.S. honor for early-career outstanding scientists and engineers, Terman Fellowship, IEEE CAS/CEDA Pederson Award for the best paper published in the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, and the Intel Achievement Award, Intel’s highest corporate honor. He and his students presented award-winning papers at several major conferences: IEEE/ACM Design Automation Conference, IEEE International Test Conference, IEEE VLSI Test Symposium, and the Symposium on VLSI Technology. At Stanford University, he was honored several times by graduating seniors “for being important to them during their time at Stanford.” He has served on numerous conference committees and journal editorial boards. Recently, he served on the DARPA’s Information Science and Technology Board as an invited member.
Maciej Ogorzalek (F’97) is Professor of Electrical Engineering and Computer Science and Head of the Department of Information Technologies, Jagiellonian University, Krakow, Poland. He held several visiting positions in Denmark, Switzerland, Germany, Spain, Japan, and Hong Kong. He received a Research Award from the Ministry of Education of Spain in 2000 and worked for one year as Guest Professor at the National Microelectronic Center, Sevilla, Spain. In 2001, he received a Senior Award from the Japan Society for Promotion of Science as visiting Professor at Kyoto University and in 2005 Hertie Foundation Fellowship at The Goethe University Frankfurt-am-Main. During 2006–2009, he held the Chair of Biosignals and Systems, Hong Kong Polytechnic University under the Distinguished Scholars Scheme. He is the author or co-author of over 270 technical papers published in journals and conference proceedings, author of the book Chaos and Complexity in Nonlinear Electronic Circuits (World Scientific, 1997). He gave over 45 invited plenary and keynote lectures to international conferences worldwide. His research interests are in the domains of nonlinear circuits and systems, applications of nonlinear methods and fractals in electronics and information engineering, bio-medical signal processing, computational systems biology. He serves as an Associate Editor for the Journal of the Franklin Institute (1997–present), Secretary of the Editorial Board for the Quarterly of Electrical Engineering (1993–2000), Member of the Editorial Board of Automatics (both in Polish), and Member of the Editorial board of the International Journal of Circuit Theory and Applications (2000–present). Since 2009 he is an Associate Editor of the NOLTA Journal (Japan).

Dr. Ogorzalek served as Editor-in-Chief of the IEEE CIRCUITS AND SYSTEMS MAGAZINE 2004–2007, Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART I, 1993–1995 and 1999–2001, and Associate Editor of PROCEEDINGS OF THE IEEE 2004–2009. He served the IEEE Circuits and Systems Society in various capacities including Vice-President for Region 8, Administrative Vice-President, and finally 2008 Society President. He was CAS Society Distinguished Lecturer (2004–2005) and received the 2002 Guillemin–Cauer Award and IEEE-CAS Golden Jubilee Award. Currently he is the Chair of IEEE Poland Section, member of the IEEE Fellow Evaluation Committee, and Chair of the IEEE Prize Papers/Fellowships Award Committee.