# Telescopic Units: A New Paradigm for Performance Optimization of VLSI Designs

Luca Benini # Giovanni De Micheli #

Stanford University Computer Systems Laboratory Stanford, CA 94305

#### Abstract

In this work, we propose a technique for the automatic generation of variable-latency units that enables us to push the performance limit beyond the levels achievable with traditional synthesis approaches. The transformation can be used in conjunction with traditional design techniques, such as pipelining, to improve the overall performance of speed-critical systems. Experimental results, obtained on a large set of benchmarks, are very promising, but more work needs to be done to improve the robustness and flexibility of this optimization technique.

#### 1 Introduction

The ever increasing clock frequency of high-performance systems pushes IC designers and synthesis tools to substantial efforts in reducing the critical path of combinational logic blocks that constrain the cycle time. Critical path optimization is often an expensive operation with a significant cost in area and power. In this work we propose an innovative way to increase the average throughput with a small reduction in average latency. Two are the key intuitions behind our approach: First, a slow, fixedlatency unit can be transformed into a fast variable-latency unit which delivers a higher average throughput with low average latency; second, the transformation of the unit can be performed in a fully automatic way and estimates of the improvement in performance are available to the designer.

We call telescopic unit the final product of our automatic transformation. The name stems from its characteristic behavior: When needed, the telescopic unit requires additional cycles for terminating its computation. Seen as a black box, a telescopic unit produces two outputs: The original functional output and a handshaking hold signal which is activated when the functional unit cannot terminate its computation in the required cycle time. The overhead of realizing a telescopic unit consists of the circuitry needed for the generation of the hold signal. Additional circuitry may also be required in the external control logic that needs to observe the hold signal and behave accordingly. Intuitively, telescopic units represent the extension of the self-timed design paradigm to the world of synchronous circuits. The synthesis of telescopic units entails several theoretical problems that need to be better understood. The main purpose of this paper is to propose these problems to the synthesis community. First, we summarize the essential features of telescopic units, as presented in [3]. Second, we provide a brief outline of the heuristics we developed in [3, 4] to synthesize telescopic units and we provide some experimental data on their effectiveness. Finally, we focus on the limitations of the current approach and on open issues that we are currently addressing.

Since this is a summary of work in progress, we do not have any final answer to several important questions. Nevertheless, we believe that this technique holds some promises, both for pure throughput optimization and for area optimization under area constraints.

Enrico Macii<sup>‡</sup> Massimo Poncino<sup>‡</sup>

<sup>‡</sup> Politecnico di Torino Dip. di Automatica e Informatica Torino, ITALY 10129

#### **ADD-Based Timing Analysis** 2

The problem of calculating the timing response of a combinational logic block can be formulated as follows: Given a combinational block, find the set of input vectors for which the length of the critical path, under a specified mode of operation and a gate delay model, is maximum; the length of the critical path gives the overall block delay.

Given a gate g of the network and an input vector  $x \in X$ , where X is the set of all the care input vectors of the block, the arrival time at its output line, AT(g, x), is evaluated in terms of the arrival times of its inputs, and the delays of its fanin connections,  $d(c_j, x)$ . Let  $c_j$  be the connection to pin j of gate g. If all fanins of g have non-controlling values:

$$AT(g, x) = \max_{j} \{AT(c_j, x) + d(c_j, x)\}$$

If at least one fanin  $c_j$  of g has a controlling value for input  $x \in X$ , where X is the set of all possible care input vectors:

$$AT(g, x) = \min_{j} \{AT(c_j, x) + d(c_j, x) \mid c_j = controlling\}$$

Finally, if  $x \notin X$ 

$$AT(g,x) = -\infty$$

Differently from what happens with traditional delay analyzers, the use of the ADD-based timing analysis tool has made it possible to compute and store the length of the critical path for each input vector.

#### 3 **Telescopic Unit Architecture**

Suppose that the objective is to increase the average throughput of a combinational unit, shown in Figure 1-a, for which the arrival time ADD  $AT(g_{O_i}, x)$  of each output  $O_i$  is available. Obviously, this can be done by shortening the cycle time of the unit from its original value, T, to  $T^* < T$ . One possible way of achieving this goal is through the addition to the combinational unit of an output signal,  $f_h$  (called the hold output), which takes the value 1 anytime an input vector requires more than  $T^*$  time units to propagate to the outputs of the block (see Figure 1-b).



Figure A Combinational Unit (a) and a Telescopic Unit (b).

We call telescopic unit the modified unit, since it may require additional cycles for terminating the computation it has been designed for, depending on the specific patterns appearing at the primary input pins of the unit. In particular, the computation completes in  $T^*$  time units for patterns such that  $f_h = 0$ , and it completes in  $2T^*$  time units for patterns such that  $f_h = 1$ .

Clearly, the lower the probability of the hold signal to take on the value 1, the larger the overall throughput improvement. In fact, the average throughput,  $P^{\circ}$ , of the telescopic unit is given by the following formula:

$$P^{\bullet} = \frac{\operatorname{Prob}(f_h)}{2T^{\bullet}} + \frac{1 - \operatorname{Prob}(f_h)}{T^{\bullet}}$$
(1)

where  $Prob(f_h)$  is the probability of the *kold* signal to be one. Since the average throughput of the original pipeline stage is:

$$P = \frac{1}{\tau} \tag{2}$$

the use of the telescopic unit is advantageous only for some values of  $T^*$  and  $Prob(f_h)$ , i.e., when  $P^* > P$ .

If we substitute Equations 1 and 2 in the inequality, we obtain the following condition for throughput improvement:

$$Prob(f_h) < \frac{T - T^*}{T}$$
 (3)

Inequality 3 is valid only for  $T^* \ge T/2$ . Even though, in principle, the expression for  $P^*$  can be modified so as to account for values of  $T^* < T/2$ , it should be considered that in this case the circuitry needed to support the telescopic unit would become more complex, since the combinational logic may need, for some input patterns, more than two cycles to complete its computation. Here, we assume that  $T^*$  is always  $T/2 \le T^* \le T$ .

## 4 Automatic Synthesis of the Hold Logic

Given the arrival time ADD of output  $O_i$ ,  $AT(g_{O_i}, x)$ , the BDD for the function  $f_h^{O_i}$  which assumes the value 1 for all the input vectors for which the arrival time of  $O_i$  is greater than the desired cycle time  $T^*$  is given by:

$$f_h^{O_i}(\boldsymbol{x}) = THRESHOLD(AT(g_{O_i}, \boldsymbol{x}), T^*)$$
(4)

THRESHOLD is the ADD operator that takes two arguments: f, a generic ADD, and val, a threshold value, and sets to 0 all the leaves of f whose value is smaller than val and to 1 all the leaves of f whose value is greater than or equal to val. The resulting ADD,  $f_{val}$ , is thus restricted to have only 0 or 1 as terminal values; therefore, it is a BDD.

We need the input conditions for which at least one output  $O_i$  has an arrival time greater than  $T^*$ ;  $f_h$  is then given by:

$$f_h(x) = \sum_{i=1}^m THRESHOLD(AT(g_{O_i}, x), T^*)$$
(5)

where *m* is the total number of block outputs. The ON-set of  $f_h$  that produces the best theoretical throughput improvement contains all and only those input values that propagate to the outputs of the unit with a delay longer than  $T^{\circ}$ . However, we need to guarantee that the hold logic itself has a delay shorter than  $T^{\circ}$ , and this may not be always possible. Thus, the target is to determine an enlarged hold function,  $f_h^{\alpha} \ge f_h$ , such that the average performance of the unit only marginally degrades, but the implementation of  $f_h^{\alpha}$  meets the timing constraint,  $T^{\circ}$ , and has a limited area.

We have devised two heuristics for determining and synthesizing  $f_h^*$ ; they both start from the BDD representation of  $f_h$ . The first one generates the hold logic following an iterative paradigm. First, the BDD of  $f_h$  is mapped onto a multiplexor network; then, such network is optimized through traditional logic synthesis techniques; finally, a check is made to find out if the timing constraint  $T(f_h) < T^*$  is met. If this is not the case, the ON-set of  $f_h$  is enlarged, to obtain  $f_h^*$ , by properly removing some BDD nodes, and the process is repeated. The second heuristics produces a sum-of-products (SOP) description of  $f_h^*$ directly from the BDD of the initial  $f_h$ .

The first heuristics runs extremely fast, but it has the drawback that the logic optimization step (namely, delay minimization under area constraints) is not as effective as it could be because of the sub-optimal network used as starting point of the optimization process. The second synthesis procedure, on the other hand, generates the representation of  $f_h^s$  in a form that can better exploit the existing logic optimization algorithms; however, execution times are much longer, since the BDD to SOP translation requires explicit cube enumeration. More details concerning the BDD-based and the SOP-based heuristics can be found in [3] and [4], respectively.

## 5 Results

We have implemented the synthesis procedures for the automatic generation of telescopic units, described in Section 4, as an extension of SIS [5] using CUDD [6] as the underlying BDD/ADD package. Experiments have been run on a DEC-Station 5000/240 with 64 MB of memory.

We present data concerning the use of telescopic units as a throughput optimization technique. Additional results, demonstrating the applicability of telescopic units for area optimization under throughput constraints, can be found in [3].

We have considered all the Mcnc'91 [7] combinational multilevel benchmarks with more than 100 gates (that is, a total of 53 examples). The circuits have been first optimized for speed using a version of the script.delay SIS script in which the full\_simplify -1 command has been dropped, and then mapped for speed with load constraints using the map -n1 - AFGcommand onto a cell library containing inverters, buffers, and two-input NAND and NOR gates. The unit gate delay model has been adopted for the ADD-based timing analysis.

We have run the BDD-based synthesis heuristics on the delayoptimized circuits trying to obtain maximum-throughput telescopic units. To accomplish this task we have specified several decreasing values for  $T^{\circ}$ , and we have synthesized the hold logic until we have found a value for which a further cycle time reduction caused a decrease in throughput.

For 39 examples the use of telescopic units has been beneficial throughput-wise. On the other hand, in 4 cases (circuits i3, i4, i6, and i7) the throughput did not increase. Finally, in 10 cases the ADD-based timing analysis did not complete.

Table 1 reports the data for the 39 examples on which throughput optimisation has succeeded. Columns Circuit, In, Out, Gt, T and P give the name, the number of inputs, outputs, and gates, the true delay and the throughput of the original circuit. Column  $Prob(f_h^a)$  shows the probability of  $f_h^a$ , column  $Gt^a$  gives the total number of gates of the telescopic unit, column  $T^a$  reports the reduced cycle time, column  $P^a$  indicates the improved throughput, and column  $T(f_h^a)$  tells the arrival time of the hold signal. Columns  $\Delta P$  and  $\Delta Gt$  give the throughput improvement and the area overhead of the telescopic unit. Finally, column Time reports the CPU time, in seconds, required to perform the timing analysis and to generate  $f_h^a$  for the given  $T^a$ . In order to compare the effectiveness of the two heuristics, out of the 39 circuits optimized with the fast BDD-based procedure, we have chosen the ones for which either the throughput improvement was smaller than 10%, or the area penalty was larger than 10%. A total of 16 examples has thus been selected; the SOP-based procedure has been run on the reference versions of such examples for heavy-duty optimization of  $f_h^e$ .

Table 2 reports, for each circuit, the results obtained with the BDD-based and the SOP-based heuristics.

Our primary interest was the evaluation of the impact of the SOP-based procedure on the area of the telescopic units. However, in order to make the comparison of the two heuristics as fair as possible, we have not allowed any throughput degradation with respect to the units obtained through the BDD-based procedure. In addition, we have decided to keep the values of the reduced cycle time,  $T^{\circ}$ , fixed, that is, the ones that were used for the BDD-based synthesis; this is for the purpose of better identifying the effects of the synthesis heuristics on the implementation of the hold logic.

The results of the comparison are in favor of the SOP-based approach by an amount which goes beyond our expectations. In fact, not only the average area overhead has decreased from 13.4% to 10.8%, but a further average throughput increase from 17.0% to 18.8% has been achieved as a by-product. In a few cases, the worst-case delay of the hold logic has also decreased. As expected, the SOP-based heuristics is slower than the BDDbased one. Even though in most of the cases the difference in running time is negligible, there are examples where the SOPbased synthesis has required several minutes to complete.

### **6** Open Issues

In spite of the encouraging results, several open issues still need to be addressed before telescopic units can be considered as a robust and flexible design option. We are considering three directions of improvement.

Conservative Timing Analysis. ADD-based exact timing analysis cannot handle many large circuits. If the size of the ADD representing the circuit delays is such that it cannot fit in memory, we do not have the information needed for generating the hold logic. More work needs to be done for developing robust algorithms for the computation of the delay information. Obviously, since even the problem of finding the true critical path of a network is NP-complete, the accuracy of the delay computation must be relaxed. Several approaches have been proposed for the efficient computation of conservative delay estimates. The integration of such algorithms within the procedures for the synthesis of telescopic units is an interesting problem.

Improved Algorithms for  $f_h^a$  Generation. Although the results achieved by the heuristics for synthesis of the hold logic are quite good, there is margin for improvement. Observe that our techniques are based on increasing the size of the ON-set of the original  $f_h$ . Although our ON-set extension procedures are directed to reducing the estimated cost of the final implementation, our estimates have limited accuracy, because they do not directly take into account the impact of multi-level synthesis on  $f_h^a$ . An alternative approach is to generate  $f_h^a$  not by increasing the ON-set, but by creating and expanding a DCset. In this way, the multi-level synthesis process could use the additional degrees of freedom only if needed to achieve a better multi-level implementation. This cannot be done if the ON-set is expanded, because we are specifying a different function, and not just degrees of freedom for its implementation. Interaction with the Environment. Replacing fixedlatency units with variable-latency ones complicates the control flow. If telescopic units are instantiated in the data-path, the controller's complexity increases, because some handshaking is required to be able to control and conditionally stop the flow of data into the system. We need to guarantee that the increase in complexity of the controller does not off-set the benefits of using the telescopic units.

Once these problems are solved it would be possible to design complex systems where some or all functional units are telescopic. At this stage, another open issue is the estimation of the average throughput of a system with multiple variable-latency units. Even if much work needs to be done, we believe that telescopic units represent the basic building block for a new design paradigm, where it will be possible to achieve extremely high average throughput at the expense of a marginal increase in area.

## 7 Conclusions

We have presented a technique for the automatic generation of variable-latency units that allows us to push the performance limit beyond the levels achievable with traditional synthesis approaches. Thanks to symbolic exact delay computation, we identify the input conditions for which the propagation through the original logic takes longer than the cycle time. We then generate a combinational logic block which communicates to the environment when the correct result is available at the unit register boundaries. Experimental results, collected on a large set of standard benchmarks, have shown that our technique is valuable as performance-enhancement tool; in addition, telescopic units can serve as throughput-constrained area optimization devices (see [3] for more details). We have also discussed several open issues and directions for improvement that could increase the robustness and generality of our optimization paradigm, and make it viable as a practical design alternative in real-life systems.

### Acknowledgments

We wish to thank Iris Bahar for helping us with the ADD-based timing analysis code, and Fabio Somenzi for useful suggestions on the use of the CUDD package.

### References

- R. I. Bahar, B. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, F. Somenni, "Algebraic Decision Diagrams and their Applications," ICCAD-93, pp.188-191, Santa Clara, CA, Nov. 1993.
- [2] R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, F. Somenzi, "Timing Analysis of Combinational Circuits using ADDs," EDTC-94, pp. 625-629, Paris, France, Feb. 1994.
- [3] L. Benini, B. Macii, M. Poncino, "Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control," DAC-34, Anaheim, CA, Jun. 1997, To Appear.
- [4] L. Benini, G. De Micheli, E. Macii, M. Poncino, "A Cube-Based Heuristics for the Automatic Synthesis of Variable-Latency Units," BuroDAC-97, Dusseldorf, Germany, Nov. 1997, Submitted for Publication.
- [5] E. M. Sentovich, K. J. Singh, C. W. Moon, H. Savoij, R. K. Brayton, A. Sangiovanni-Vincentelli, "Sequential Circuits Design Using Synthesis and Optimization," ICCD-92, pp. 328-333, Cambridge, MA, Oct. 1992.
- [6] F. Somenzi, CUDD: University of Colorado Decision Diagram Package, Release 2.1.2, Technical Report, Dept. of BCE, University of Colorado, Boulder, CO, Apr. 1997.
- [7] S. Yang, Logic Synthesis and Optimization Benchmarks User Guide Version 3.0, Technical Report, MCNC: Microelectronics Center of North Carolina, Research Triangle Park, NC. Jan. 1991.

	69
	gornu
	125
1	1211
1	cordic
	xnm
	pclet8

x4 81u2 19 105

ŀ	
t ·	T
8.1	%9.8
10.6	%6.9
1.00	1 4/11/4 1

[<u>''9''1</u>

73.2	%9.0	%9'11	2	<b>₽0.0</b>	54	6115	210.0	0.03	22	1808	542	526	səp
1.03	%₽'L	%6°2	SI	0.05	91	1292	180.0	20.0	38	2393	51	42	<b>F</b> 3
7.88	3.6%	%1.91	81	₽0.0	54	2027	800.0	£0.0	28	9961	132	£21	bait
32.1	3.2%	18.8%	ττ	20.0	13	1216	890.0	90.0	91	1482	18	133	81
53.3	4.3%	%6.62	21	\$0°0	50	1230	625.0	0.02	68	1427	8	ΤΨ	Fuls
7.01	5.2%	%9'2	10	80.0	ττ	7447	0.026	80.0	15	91416	68	21	sbv
9.65	%6.8	%6'91	9	20.0	91	1304 J	878.0	<b>₽0.0</b>	53	1316	91	52	ulsb
0.10	4/010		-										frg2
													1811

nthesis Heuristics.	BDD-Based Sy	oda ZnizU	Optimization	Throughput:	I MAL
---------------------	--------------	-----------	--------------	-------------	-------

smiT	107	d∇	L(15)	.d	*L	.10	Prob(1 <sup>e</sup> )	Heur.	d	L	10	100	al	Circuit
8.1	368.95	\$62.61	6	0.0612	15	142	01020.0	BDD	P170.0	FI	100	1	31	xnuz
9.2	366.15	13.79%	6	0.0812	13	143	02050.0	305	0.0000-0	19.55	228	2.5	10.01	1000
1.3	\$1.4%	32.8%	10	2880.0	II	123	0.05270	BDD	0.0667	\$1	138	5	33	cotdic
1.7	13.8.21	345.748	10	1680.0	II	148	0.02636	dOS.						
1.1	\$65.8	360.1	4	9760.0	10	\$91	0.10900	BDD	6060'0	II	125	8	8	m161
5'1	165'8	360°P	4	9960.0	01	165	0.10900	405						
8.6	36'426	%E'01	6	0.0525	10	330	0.00366	BDD	9710.0	37	PLT	6	33	comb
\$30,5	34.1.66	265.01	6	0.0526	61	319	\$0000'0	dOS			-	_		
8.0	\$6.0	\$60.5	3	0.1750	\$	311	0.25000	BDD	0.1666	0	508	96	1.8	cur
0.1	%6'0	960'5	3	0'1120	5	112	0'32000	20b						
1.01	361.72	960.91	6	8150.0	18	389	0.13600	BDD	0.0294	34	332	41	22	my.adder
8'77'3	\$60'91	\$9.58	4	5950'0	81	391	51560.0	305		-				
2'3	13'362	\$65 95	10	2980'0	TI	315	0,10232	BDD	8850.0	41	243	01	34	Lurisz
1.571	15'326	49:22	01	5980.0	II	313	0'10333	405				-	-	
1.8	362'0Z	\$62'5	6	\$\$20.0	12	203	00/20'0	ade	P1/0'0		323	1.10	6	putura
\$'5	%1'S1	96219	6	0.0755	13	067	01950.0	205				-		DET D
69'3	\$62.2	4.9'E	10	6850.0	38	432	25000.0	CCCR	0/60.0	12	FOF	1	90	7550
8.88	365 Z	36916	6	6850'0	39	\$15	25000.0	105	2010.0			-	10	
2198	\$64'0I	33.3%	L	0.0582	11	295	12610'0	age	9/10.0	31	110		99	100 THIES
0'192	%4'0T	35'3%	4	2850.0	11	291	12610'0	105	11400		1.91		10	10
8.8	962'8	966'6	6	9160'0	10	889	7,9901.0	ava	0.000	71	965	14	16	bx.
8'962	569'Z	440.91	8	1960'0	10	015	PEP20.0	205	11100				261	
1.282.1	\$65.11	365.8	91	1/10.0	18	126	\$\$602.0	DOD	0.0434	07	059	101	cet	101
1559.0	%1'6	13'0%	10	9870.0	61	916	67101:0	205						
8.8	%8'T	9.3%	01	0.0625	91	\$06	0700010	COB	9900.0	11	699	66	691	whexe
I'EI	969'T	9.238	01	5790'0	91	808	02000'0	205	1 1 1 1 0 0					1071
6'91	10.3%	15'186	21	6050.0	91	ISII	0.16462	aga .	9.0454	22	1043	1	10	1991
481'0	\$60.6	12.8%	91	0.0526	81	1131	9710439	205			2171		-	
10.7	3'3%	369'1	01	1680.0	II	199T	09970'0	ada	eren n	0 27	1410	60	17	704
5'91	960'T	91.8	6	1060'0	II	1430	91610'0	205			-			
1'09	56P'L	%6°L	st	6650'0	10	1292	07180.0	DOB	6660.0	91	2939	66	- 20	23
136.4	%8'9	%6'L	12	0.0299	91	3228	0'08150	dOS		! -				