

# PLEASURE: A COMPUTER PROGRAM FOR SIMPLE/MULTIPLE CONSTRAINED/UNCONSTRAINED FOLDING OF PROGRAMMABLE LOGIC ARRAYS

Giovanni De Micheli and Alberto Sangiovanni-Vincentelli  
Department of EECS  
University of California at Berkeley  
Berkeley CA 94720

## ABSTRACT

Programmable Logic Arrays are important building blocks of VLSI circuits and systems. We address the problem of optimizing the silicon area and the performances of large logic arrays. In particular we describe a general method for compacting a logic array defined as **multiple row and column folding** and we address the problem of interconnecting a PLA to the outside circuitry. We define a **constrained optimization problem** to achieve minimal silicon area occupation with constrained positions of electrical inputs and outputs. We present a **new computer program, PLEASURE**, which implements several algorithms for multiple and/or constrained PLA folding.

## 1. INTRODUCTION

Very Large Scale Integrated Circuits and Systems are so complex that structured design techniques are often used to ensure electrical correctness while maintaining a reasonable design time. Array logic has been used extensively in VLSI design and Programmable Logic Arrays have proved to be an effective means to implement multiple output switching functions [1] [2].

The PLA implementation of a switching function can be partitioned into three tasks : **functional design, topological design, and physical design**. Functional design consists of translating a set of Boolean equations into a set of two-level sum-of-products logical implicants. In general, this step is followed by a logic minimization , in order to reduce the number of implicants and literals. Logic minimizers are effective tools for this task [3][4]. Topological design involves the transformation of the set of implicants into a topological representation of the PLA structure, such as a symbolic table or a stick diagram. The physical design is the translation of the topological representation into the mask layout according to an implementation technology.

In this paper we address the problem of optimizing the area used by a PLA, by means of row and column folding [5]. Wood presented for the first time a folded PLA implementation in [6], and Hachtel et al. an algorithm for PLA folding in [7]. The technique reported in [6] and [7] is referred here to as **simple folding**. Simple folding aims at determining a permutation of the rows (and/or columns) of the array which permits a maximal set of column pairs (and/or row pairs ) to be implemented in the same column (row) of the physical array. Folding comes in two flavors : **column folding** and **row folding** . Since large arrays are usually very sparse , a considerable area reduction can be achieved by folding rows and columns.

A generalization of simple folding is **multiple folding** [8]. The objective of multiple column (and/or row) folding is to determine a permutation of the rows (and/or columns) of the PLA which allows to implement in each column (and/or row) of the physical array a set of logic columns (rows). From the description given above , it is clear that multiple folding contains simple folding as a special case. Thus, the area saving achieved by this technique can always be made better than ( or, in the worst case, equal to ) the one achieved by simple folding. Note that if simple folding is

used , the area of the PLA can be reduced at most to 25% , no matter what the sparsity of the personality of the PLA is. If multiple folding is used, we are limited only by the sparsity structure of the PLA.

Greer proposed for the first time a multiple row folded PLA implementation in [9] and called it segmented array. Paillotin and Chuquillanqui et al. presented multiple column folded arrays in [10] and in [11]. A taxonomy of the folding techniques for PLA is reported in [12].

All existing folding techniques have a major drawback. The connection of a folded PLA to the outside circuitry may involve complex and area-consuming routing, because the positions of the inputs and the outputs of a folded array are permuted by the folding algorithm. In order to use effectively PLA folding for VLSI design , it is crucial to allow the positions of inputs and outputs to be constrained.

In this paper we present : i) a **new algorithm for constrained multiple folding** , that allows to compact PLA area while ensuring easy routing of the folded array ; ii) two **PLA architectures** to implement effectively multiply-folded PLAs; iii) a **general folding computer program , PLEASURE** , which implements the new folding algorithms to accomplish simple and multiple , constrained and unconstrained row and column folding.

## 2. MULTIPLE FOLDED PLA IMPLEMENTATION

An unfolded PLA has the general structure shown in Fig. 2.1, and can be implemented both in bipolar and MOS technology. We refer in this paper to the NOR-NOR nMOS implementation presented in [13] as the standard PLA architecture. The implementation of simple column (and/or) folded PLA is straightforward, since at most two columns (rows) are folded together and connection to the outside circuitry can be done from the top or the bottom of the array (Fig 2.2) [5] [6]. The implementation of a multiply-folded PLA is more complex. We deal first with the implementation of multiply column-folded logic arrays.

The implementation of several logic columns in the same physical location requires the physical (metal, poly or diffusion ) columns be split into segments (Fig 2.3). Therefore a path must be provided to route input and output signals to/from the split physical columns inside the array. Thus standard PLA architectures cannot be used to implement multiply column-folded PLAs. Several authors [8] [9] [11] [14] have proposed different architectures for multiply-folded arrays. We consider the following two structures, which can be implemented in nMOS or CMOS technology.

The first architecture is shown in Fig. 2.4. It requires two levels of metal (polysilicon), in addition to the usual levels of poly (metal) and diffusion. The PLA is implemented using two arrays (the AND plane and the OR plane) personalized by MOS transistors. Input signals run vertically in the input columns of the AND plane, product terms run horizontally in the rows of both planes and output columns run vertically in the OR plane. Two levels of interconnect are used for these rows and columns, in addition to ground diffusion rows and columns. The third level of interconnect (second metal or second poly level) is used to run horizontal

**connection-rows** above the product term rows to route the input and output signals to/from the input and output column segments to the outside circuitry.

An alternative architecture supports multiple folding with only one level of metal, poly and diffusion. Input and output signals are routed inside/outside the array by connection-rows parallel and alternated to the product term rows and implemented on the same level. This structure is simpler than the previous one but the area used by a multiply folded PLA is larger. (Fig. 2.5)

It is important to note that PLAs implemented with either structure are essentially circuit blocks through which input and output busses run straight in the connection-rows. They are therefore excellent building blocks of a regular and structured VLSI design methodology.

Moreover it is important to point out that column folding induces a permutation of product terms and connection-rows. While product term rows provide connection internal to the PLA only, connection-rows join the array to the outside circuitry and their ordering is essential to an optimal routing of the PLA to the other functional blocks of the circuit.

We therefore define a multiple constrained column folding problem. The goal of multiple constrained folding is to compact the PLA area subject to an ordering of the connection-rows. Constrained multiple folding is necessary, for example, for an area-effective compaction of PLAs implementing switching functions whose inputs and outputs are signal data busses inside a VLSI processor.

We address two constrained column folding problems : **column folding with ordered connection-row assignment** and **column folding with bounded connection-row assignment**. In the former problem, each PLA input (and/or output) column is given a position index. Folding is constrained so that connection-rows can be positioned according to the sequence of indexes of the connected columns. as shown in Fig. 2.6. In the latter, each input (and/or output) is given an upper and a lower bound on the position of the contacted connection-row. Folding is constrained so that each connection-row can be assigned to a position with an index satisfying the given bounds.

Unconstrained multiply row-folded PLAs can be implemented with a single-poly, single-metal technology [13]. Row folding induces a permutation of input and output columns, which leads to a segmented array, consisting of a sequence of AND and OR planes. This may be a technological drawback, because product terms require area-consuming connections between adjacent planes, in addition to an increased complexity of input and output routing.

Simple row folding may be constrained so that the folded array shows an AND-OR-AND or an OR-AND-OR structure [12]. In this case input or output signals can be routed to both external planes by connection-rows.

On the other hand multiple row folding leads to a segmentation of the array into more than three planes [9] [15]. Since routing of the columns of the internal planes may be difficult, we introduce a new multiple constrained row folding problem : **row folding with bounded column assignment**. Each column is given a left and right bound and row folding is constrained so that each column can be assigned to a position within the bounds.

Multiply row and column folded arrays can be implemented with the described architectures, provided that only columns in the external planes are multiply folded. To connect a multiply row and column folded array effectively, it is important to be able to determine which signals are routed to the external planes through connection-rows and which are routed from the top and the bottom of the array.

The related constrained multiple row and column folding problem consists of constraining the fold so that input and output signal can be routed from the desired (left, right, top, bottom) direction.

### 3. BASIC CONCEPTS AND DEFINITIONS

We concentrate our attention on a topological representation of a PLA. The following definitions are a generalization of those given in [7]. A logic array is described by a personality matrix. For the sake of generality, we assume that the  $(i, j)^{th}$  entry of the personality matrix is zero if the  $(i, j)^{th}$  location of the physical array is occupied by interconnect only. Let  $\{c_i, i = 1, 2, \dots, nc\}$  ( $\{r_i, i = 1, 2, \dots, nr\}$ ) be the set of columns (rows) of the personality matrix. Each column is labeled **input (output)**, if it carries an input (output) signal in the physical array. A maximal set of adjacent input (output) columns is called **input array** or **AND plane (output array or OR plane)**. Let  $R(c_i) (C(r_i))$  be the set of rows (columns) with a nonzero entry in the  $i^{th}$  column (row) of the personality matrix. Two columns  $c_i, c_j$  (rows  $r_i, r_j$ ) are **disjoint** if  $R(c_i) \cap R(c_j) = \phi$  ( $C(r_i) \cap C(r_j) = \phi$ ). An **ordered column (row) folding list** is an ordered set of either input or output disjoint columns  $o_k = (c_{i_1}, c_{i_2}, \dots, c_{i_n})$  (rows  $o_k = (r_{i_1}, r_{i_2}, \dots, r_{i_n})$ ), and an **ordered column (row) folding set** is a set of disjoint ordered column (row) folding lists  $O = \{o_1, o_2, \dots, o_k\}$ . Let  $U$  be the set of unfolded columns (rows), i.e.  $U = \{c | \exists k \text{ s.t. } c \in o_k\}$  ( $U = \{r | \exists k \text{ s.t. } r \in o_k\}$ ). The column (row) cardinality of a folded PLA is  $C(O) = |O| + |U|$  ( $R(O) = |O| + |U|$ ). An ordered folding list of columns (rows) induces a set  $QR(O)$  ( $QC(O)$ ) of ordering relations among the rows (columns):

$$QR(O) = \{r_x < r_y | r_x \in R(c_{i_j}); r_y \in R(c_{i_{j+1}}); c_{i_j}, c_{i_{j+1}} \in o_i; o_i \in O\}$$

$$QC(O) = \{c_x < c_y | c_x \in C(r_{i_j}); c_y \in C(r_{i_{j+1}}); r_{i_j}, r_{i_{j+1}} \in o_i; o_i \in O\}$$

Let  $QR^+(O)$  ( $QC^+(O)$ ) be the transitive closure of  $QR(O)$  ( $QC(O)$ ) [16]. A column (row) ordered folding set is **implementable** if  $QR^+(O)$  ( $QC^+(O)$ ) is a partial order of the set  $Z^+$ .

The optimal unconstrained column (row) folding problem can be stated as follows:

*Find an implementable ordered folding set that minimizes the column (row) cardinality of the PLA*

### 4. AN ALGORITHM FOR MULTIPLE PLA FOLDING

The optimal multiple PLA folding problem was shown to be NP-complete in [17]. We presented a heuristic algorithm for unconstrained multiple folding in [8]. The algorithm is extended here to constrained multiple folding.

A conceptual description of the algorithm is the following:

#### MASTER ALGORITHM

Step 0: Initialize the folding procedure

Step 1: If the set of columns which have not been processed is empty, stop. Else select a pair of unfolded disjoint columns or an unfolded column and a column folding list as folding candidates.

Step 2: If the fold is not implementable, reject it and go to Step 1.

Step 3: If folding has secondary constraints and constraints are not satisfied reject the fold and goto Step 1. (This step is performed by the algorithms described in Section 5.)

Step 4: Fold the candidates, modify the PLA accordingly. Go to Step 1.

At each step the algorithm tries to increase the cardinality of the folded-column set and verifies the implementability of the folded array. A graph theoretic interpretation of the folding problem is used to define a criterion to verify the folded array implementability [5] and to study heuristics for the multiple folding candidate selection [8] [18].

## 5. MULTIPLE CONSTRAINED FOLDING

As stated in Sections 1 and 2 the PLA constrained folding problems are related to the interconnection of the array to the outside circuitry. We classify the constraints on folding into two major categories:

- 1) Architectural or primary constraints
- 2) Secondary constraints.

Architectural constraints are related to the structure of the array and to the positions of input/output busses relative to the array. Secondary constraints are related to the positions of input and output lines inside the busses. Examples of architecture constrained folding problems are:

- 1A) Simple column folding with a subset of inputs and/or outputs connected to the top (bottom) of the array.
- 1B) Simple row folding with AND-OR-AND or OR-AND-OR architecture.
- 1C) Segmented arrays: the column set is partitioned into subsets, each forming a segment of the array. Columns are folded with columns in the same segment only and the sequence of segments is preserved.

The following folding problems involve secondary constraints:

- 2A) Column folding with bounded product-row assignment.
- 2B) Row folding with bounded column assignment.
- 2C) Column folding with bounded connection-row assignment.
- 2D) Column folding with ordered connection-row assignment.

The Master Algorithm presented in Section 4 can handle both architectural and secondary constraints. Different strategies are used in the two cases. To satisfy architectural constraints it is sufficient that folding candidates satisfy the following requirements for the related problems:

- 1A) *Columns connected to I/O busses on the top (bottom) of the array are folded either on top (bottom) of an unfolded column or folding list or not folded at all.*
- 1B) *AND-OR-AND (OR-AND-OR) architecture. Rows connected to input (output) columns that are connected to rows folded on the left or on the right are selected as candidates to be split on the left or on the right of the array respectively.*
- 1C) *Selected candidates for column folding are constrained to be in the same segment. In the case of no more than three segments and simple row folding, the selection of candidates for row folding is as follows: rows connected to columns in the leftmost (rightmost) segment are folded on the left (right) only or not folded at all.*

Unfortunately we cannot be sure that secondary constraints are satisfied only on the basis of an appropriate selection of folding candidates. The reason is that secondary constraints are related to the row (column) positions induced by a column (row) folding. Therefore, we present in this section two assignment algorithms that assign positions to rows and/or columns and check if the secondary constraints are satisfied. We will present first the assignment algorithm for problem 2A. From this, an algorithm for problem 2B can be easily derived by interchanging rows with columns. Problems 2C and 2D are solved by a double assignment algorithm, based on the assignment algorithm of problem 2A.

## 5.1 Column folding with bounded product-row assignment

We consider in this section the problem of constraining product term row positions only. We therefore refer to product term rows as rows throughout this section.

We define **lower (upper) row-bound map**: a map :

$$L_R: \{\tau_i; i = 1, 2, \dots, nr\} \rightarrow \{1, 2, \dots, nr\}$$

$$(U_R: \{\tau_i; i = 1, 2, \dots, nr\} \rightarrow \{1, 2, \dots, nr\})$$

relating each row to a lower (upper) position bound.

We define **row assignment**  $P: \{\tau_i; i = 1, 2, \dots, nr\} \rightarrow \{1, 2, \dots, nr\}$  a permutation of the rows and **implementable row assignment** a permutation compatible with an ordered column folding set  $O$ ; i.e.  $P(\tau_x) < P(\tau_y) \forall \tau_x < \tau_y \in QR^+(O)$ .

An **implementable bounded-row assignment** is an implementable row assignment such that

$$L_R(\tau_j) \leq P(\tau_j) \leq U_R(\tau_j) \quad \forall j = 1, 2, \dots, nr$$

*Example 5.1.1 :* For the logic array shown in Fig. 2.1, the following lower and upper bounds are given:

$$L_R = 1, 1, 1, 4, 4, 6 \quad U_R = 1, 3, 3, 6, 6, 6$$

This means that  $\tau_1$  is constrained to the first position,  $\tau_2$  and  $\tau_3$  are constrained between position 1 and 3, and so on. The implementable row assignment  $(\tau_1, \tau_4, \tau_2, \tau_3, \tau_5, \tau_6)$  induced by the column folding shown in Fig. 2.2 does not satisfy the given bound maps. On the contrary, the folded PLA shown in Fig. 5.1 has the following implementable row assignment:  $(\tau_1, \tau_2, \tau_3, \tau_5, \tau_4, \tau_6)$ . Note that rows are numbered from the top to the bottom of the array. ■

The optimal bounded-row column folding problem can be stated as follows:

*Find an implementable ordered column folding set and a related implementable bounded-row assignment that minimizes the column cardinality of the folded PLA.*

Let us consider a graph interpretation of the following subproblem:

*Given an ordered column-folding set and lower and upper row-bound maps, find an implementable bounded row assignment, if it exists.*

The graph interpretation is useful to understand the underlying structure and to develop an algorithm and related heuristics. We associate to this subproblem a directed graph  $G(R, N, A)$ , with two node sets  $N$  and  $R$ , and a set of directed edges  $A$ .

The node sets  $R$  and  $N$  are in one to one correspondence with the row set and the set of the first  $nr$  natural numbers representing the possible row positions. Our problem consists in finding a matching between  $R$  and  $N$ , i.e. coupling each row-node to a position-node, so that all the required bounds are satisfied. We represent position bounds by a set of directed edges :

$$A = A_1 \cup A_2 \cup A_3 \cup A_4 \cup A_5$$

where :  $A_1 = \{(n_j, n_{j+1}); j = 1, 2, \dots, n-1\}$  represents the order on the sequence of the first  $nr$  natural numbers;  $A_2 = \{(n_i, \tau_j) | L(\tau_j) = i+1, j = 1, 2, \dots, nr\}$  and  $A_3 = \{(\tau_j, n_i) | U(\tau_j) = i-1, j = 1, 2, \dots, nr\}$  take into account the lower and upper bound maps ;  $A_4 = \{(\tau_i, \tau_j) | \tau_i < \tau_j \in QR(O)\}$  represents the order relations among the rows induced by the column folding.

*Example 5.1.2* : Fig. 5.2a shows graph  $G(R, N, A')$   $A' = A_1 \cup A_2 \cup A_3 \cup A_4$  for the PLA of Fig. 2.1, the row bounds of example 5.1.1 and the ordered folding set:  $\{(c_7, c_8), (c_3, c_4), (c_2, c_5)\}$ . ■

Note that an edge from a node in  $N$  ( $R$ ) to a node in  $R$  ( $N$ ) represents now a strict lower (upper) bound. If a lower (upper) bound on a row position is 1 ( $nr$ ), it can be represented by appending nodes  $n_0$  ( $n_{nr+1}$ ) to set  $N$  and by adding appropriate directed edges to  $A$ .

Moreover note that if a row, say  $\hat{r}$ , has the position  $w$  as strict upper bound (i.e.  $(\hat{r}, n_w) \in A_3$ ) and must follow another row, say  $\hat{r}$  (i.e.  $(\hat{r}, r) \in A_4$ ), then row  $\hat{r}$  has as strict upper bound a position lower or equal to  $w-1$ .

*Example 5.1.3* : Row  $r_1$  must be above  $r_2$  which in turn must be above  $r_4$ . Since  $r_4$  is required to be assigned to a position lower or equal to 6,  $r_1$  must be assigned to a position lower or equal to 4. (In this case  $r_1$  has already the more stringent constraint to be in position 1.) ■

We therefore define:  $A_5 = \{(\tau_k, n_{i-1}) \mid \exists \tau_j \text{ such that } (r_j, n_i) \in A_3 \text{ and } \exists l+1 \text{ distinct nodes in } R \text{ along the directed paths in } A_4 \text{ from } \tau_k \text{ to } \tau_j\}$ . Similar considerations apply to lower bounds, but the assignment algorithm does not require that the set of directed edges is further increased.

*Example 5.1.4* : The edges in subset  $A_5$  are represented by dashed lines in Fig. 5.2b. ■

Our problem is to find an additional set of undirected edges  $E$  matching every node in  $R$  to one and only one node in  $N$  so that the resulting mixed graph  $G(R, N, E, A)$  is acyclic.

*Remark 5.1* : Column folding with bounded-row assignment is equivalent to the sequencing problem with release times and deadlines where all task length are equal to one [19][20] and where a partial order on the tasks is given. ■

The following algorithm will either construct a set of undirected edges such that graph  $G(R, N, E, A)$  is acyclic or will return a flag if no possible edge set exists. We recall that the in-degree of a node is the number of directed edges incident to that node and the deletion of a node from a graph corresponds to remove the node from the node set and all edges incident to/from it from the edge set. The algorithm is described in Pidgeon C.

#### ASSIGNMENT ALGORITHM

```

E = φ ;
delete n_0 from graph G;
for ( i = 1 ; i ≤ nr ; i = i + 1 ) {
    if ( in-degree (n_i) ≠ 0 ) return ( FALSE );
    Q = { τ ∈ R ; in-degree ( τ ) = 0 };
    if ( Q = φ ) return ( FALSE );
    τ_j = τ ∈ Q such that (τ_j, n_k) ∈ A and k is minimal;
    E = E ∪ { n_i, τ_j };
    delete n_i from graph G;
    delete τ_j from graph G;
}
return ( TRUE );

```

The algorithm runs in linear time since it cycles at most  $nr$  times through the main loop. The algorithm uses a greedy strategy: at each iteration it matches the available position with lowest index to the most constrained node in  $R$  (i.e. selects the product-row with lowest upper bound). The algorithm finds an implementable bounded row assignment, if one exists, as proven by the following theorem.

**Theorem 5.1** : The Assignment Algorithm returns **TRUE** if and only if there exists a matching  $E$  such that graph  $G(R, N, E, A)$  is acyclic.

The proof is reported in [18].

*Example 5.1.5* : Consider the column folded logic array shown in Fig. 5.1, and the related graph  $G(R, N, A)$  shown in Fig. 5.2. The implementable bounded-row assignments given by the algorithm is  $(r_1, r_2, r_3, r_5, r_4, r_6)$ . ■

The Assignment Algorithm replaces Step 3 of the Master Algorithm for column folding with bounded row assignment. The strategy for folding candidate selection is described in detail in [18].

*Remark 5.2* : The graph interpretation and an algorithm for row-folding with bounded column assignment can be derived "mutatis mutandis" from this problem. ■

#### 5.2 Column folding with bounded connection-row assignment

We refer in this section to a logic array implemented with connection-rows for routing input and output signals as described in Section 2. According to these architectures, there are two sets of connection-rows contacting the columns of the left and right array respectively. For the sake of simplicity, we will consider constrained folding of one array only.

Both proposed architectures support at most as many connection-rows as product-rows. Since each column is contacted to a connection row, we require throughout the section that the number of columns in the considered array is at most equal to the number of rows. Most PLAs satisfy this assumption.

We define **connection-row assignment** a one-to-one map:  $T: \{c_i, i = 1, 2, \dots, nc\} \rightarrow M \subset \{1, 2, \dots, nr\}$  such that  $j = T(c_i)$  if column  $c_i$  is contacted to the connection row in the  $j^{\text{th}}$  position.

*Example 5.2.1* : Consider the OR plane of the PLA shown in Fig. 2.1. Fig. 5.3 shows the unfolded array with the connection-row assignment:

$$T(c_7) = 1 \quad T(c_8) = 2 \quad T(c_9) = 5 \quad T(c_{10}) = 6 \quad \blacksquare$$

We define **physical connection-row set**  $M$  the image of  $T$ . Its elements are the position of the connection-rows which are physically implemented. Note that there are  $\Delta = nr - nc$  slack connection-rows which are not implemented and whose positions are irrelevant to the problem.

We define **lower (upper) connection-row bound map** a map:

$$L_C: \{c_i, i = 1, 2, \dots, nc\} \rightarrow \{1, 2, \dots, nr\}$$

$$(U_C: \{c_i, i = 1, 2, \dots, nc\} \rightarrow \{1, 2, \dots, nr\})$$

relating each column to a lower (upper) position bound on the position of the contacted connection-row.

**Example 5.2.2 :** For the OR plane of the PLA shown in Fig. 2.1 , the following bounds are given:

$$L_C = 1, 1, 4, 6 \quad U_C = 1, 3, 6, 6$$

This means that the first column of the OR plane ( $c_7$ ) must be connected to a connection-row in position 1 ; the second one ( $c_8$ ) to a connection-row whose position is bounded between 1 and 3 ; and so on. ■

An **implementable connection-row assignment** is an assignment compatible with a column ordered folding set, i.e. is an assignment such that :

$$\max(P(R(c_{i,j-1}))) < T(c_{i,j}) < \min(P(R(c_{i,j+1})))$$

$j = 1, 2, \dots, n \quad \forall$  column  $c_{i,j}$  in folding list  $\alpha_i$  with cardinality  $n$ , where by definition:

$$\max(P(R(c_{i,0}))) = 0 \quad \text{and} \quad \min(P(R(c_{i,n+1}))) = \infty$$

**Example 5.2.3 :** Consider the folded OR plane shown in Fig. 2.2 with the ordered folding set  $O = \{(c_7, c_8), (c_8, c_{10})\}$ . An implementable connection-row assignment would be:

$$T(c_7) = 1 \quad T(c_8) = 2 \quad T(c_9) = 3 \quad T(c_{10}) = 6$$

The connection-row contacted to  $c_8$  is in position 2 , and therefore is above (has lower index than) the product rows connected to  $c_{10}$  (in positions 4 and 6). The connection-row contacted to  $c_{10}$  is in position 6 and is below (follows) the product rows connected to  $c_8$  (in positions 2 and 3). ■

An **implementable bounded connection-row assignment** is an implementable connection-row assignment such that :

$$L_C(c_j) \leq T(c_j) \leq U_C(c_j) \quad j = 1, 2, \dots, nc$$

**Example 5.2.4 :** The implementable connection row-assignment of example 5.2.3 does not satisfy the bounds given in example 5.2.2. An implementable bounded connection row-assignment is:

$$T(c_7) = 1 \quad T(c_8) = 2 \quad T(c_9) = 4 \quad T(c_{10}) = 6$$

Fig. 5.4 shows a folded implementation of the OR plane compatible with the bounded connection-row assignment. ■

We can now state the column folding with bounded connection-row assignment problem as follows:

*Find an implementable ordered column folding set and a related implementable bounded connection-row assignment which minimizes the column cardinality of the folded PLA.*

As we did for the previous problem, we consider a graph interpretation of the following subproblem:

*Given an ordered column folding set and a lower and upper connection-row bound maps, find an implementable bounded connection-row assignment, if it exists.*

Note that an implementable bounded connection-row assignment requires, by definition, a product row assignment, because the positions of rows in both sets influence each other. Hence the problem consists in finding the two row assignments compatible with the ordered column folding set, if they exist.

We associate to this subproblem a directed graph  $G(R, N, C, A)$ , with three node sets  $R, N$  and  $C$  and a directed set of edges  $A$ . The node sets  $R, C$  and  $N$  are in one to one correspondence with the row set, the column set and the set of the first  $nr$  natural numbers respectively.

We represent the bounds on the row positions by a set of directed edges:

$$A = A_1 \cup A_2 \cup A_3 \cup A_4 \cup A_5 \cup A_6 \cup A_7 \cup A_8$$

where  $A_1$  and  $A_4$  are defined as in section 5.1,  $A_2 = \{(r_k, c_j) | L_C(c_j) = i+1; j = 1, 2, \dots, nc\}$  and  $A_3 = \{(c_j, r_k) | U_C(c_j) = i-1; j = 1, 2, \dots, nc\}$  take into account the lower and upper bound maps.

**Example 5.2.5 :** Fig. 5.5a shows graph  $G(R, N, C, A')$ ,  $A' = A_1 \cup A_2 \cup A_3 \cup A_4$  in the case that the OR plane of the PLA of Fig. 2.1 is folded and the ordered column folding set is:  $O = \{(c_7, c_8), (c_8, c_{10})\}$  and is compatible with the bounds given in Example 5.2.2. ■

We consider the mutual relations among products and connection-rows by the edge subsets:  $A_6 = \{(r, \hat{c}) | r \in R(\hat{c}) \text{ and } \hat{c} \text{ is split on top of } c\}$  and  $A_7 = \{(c, r) | r \in R(c) \text{ and } c \text{ is split on top of } \hat{c}\}$ . In words , if column  $c$  is folded on top of  $\hat{c}$ , then all the rows ( product and connection ) connected to  $c$  must be assigned to positions with index lower than the positions of all the rows connected to  $\hat{c}$ .

**Example 5.2.6 :** Fig. 5.5b shows the edges in subsets  $A_6$  and  $A_7$  for the problem of example 5.2.5. ■

Moreover note that if a column , say  $\hat{c}$ , has as strict upper bound the position  $w$  ( i.e.  $(\hat{c}, r_w) \in A_3$ ),  $(r, \hat{c}) \in A_6$  and  $(r, r) \in A_4$ , then  $r$  has as upper bound the position  $w-2$  . We therefore define:  $A_5 = \{(r_k, r_{i-1}) | \exists r_k (r \text{ not necessarily distinct from } r_k) \text{ and } \exists \hat{c} \text{ such that } (r, \hat{c}) \in A_6, (\hat{c}, r_i) \in A_3 \text{ and } \exists i+1 \text{ distinct nodes along the directed paths in } A_4 \cup A_6 \text{ from } r_k \text{ to } \hat{c}\}$ . The edges in this set represent the upper bounds on the position of each product-row induced by folding. Note that all nodes in  $R$  must be assigned to a position lower than  $nr+1$ . Hence we append to  $A_5$  the edges  $(r_k, r_{nr+1}) \quad \forall r_k \in R$  having no explicit upper bound .

**Example 5.2.7 :** Fig. 5.5c shows the edges in subset  $A_5$  for the problem of example 5.2.5. ■

Similarly , upper bounds induced on the column positions are represented by:  $A_8 = \{(c_k, r_{i-1}) | \exists i > 0 \text{ nodes } \hat{r} \in R, \text{ such that } (c_k, \hat{r}) \in A_7 \text{ and } (\hat{r}, r_i) \in A_5\}$ .

**Example 5.2.8 :** Fig. 5.5d shows the edges in subset  $A_8$  for the problem of example 5.2.5. ■

In graph terms, this problem is to find a set of undirected edges  $E$  matching every node in  $R$  and in  $C$  to one and only one node in  $N$  so that the resulting mixed graph  $G(R, N, C, E, A)$  is acyclic. Note that in general the number of columns and hence of physical connection-rows required is smaller than the number of rows by  $\Delta$  and we take advantage of this in the assignment algorithm.

## DOUBLE ASSIGNMENT ALGORITHM

```

E = φ;
Δ = nr - nc;
delete no from graph G;

for ( i = 1 ; i ≤ nr ; i = i + 1 ) {
    if ( in-degree (ni) ≠ 0 ) return ( FALSE );
    Q = { r ∈ R ; in-degree ( r ) = 0 };
    if ( Q = φ ) return ( FALSE );
    rj = r ∈ Q such that ( rj, nk ) ∈ A and k is minimal;
    E = E ∪ (ni, rj);
    H = { c ∈ C ; in-degree ( c ) = 0 };
    if ( H = φ ) {
        Δ = Δ - 1;
        if ( Δ < 0 ) return ( FALSE );
    }
    else {
        cl = c ∈ H s.t. ( cl, nk ) ∈ A and k is minimal;
        E = E ∪ (ni, cl);
        delete cl from graph G;
    }
    delete rj from graph G;
    delete ni from graph G;
}

return ( TRUE );

```

The double assignment algorithm runs in linear time and uses a greedy strategy. At each iteration, it tries to match the available position with lowest index with the most constrained product and connection-rows. Note that a connection-row need not be assigned at each iteration, but the total number of slack positions must be lower or at most equal to  $\Delta$ .

**Theorem 5.2:** The assignment algorithm returns **TRUE** if and only if there exists a set of undirected edges  $E$  matching each node in  $R$  and in  $C$  to one and only one node in  $N$  such that  $G(R, N, C, E, A)$  is acyclic.

The proof is reported in [18].

The double assignment algorithm replaces Step 3 of the Master Algorithm for column folding with bounded connection-row assignment. The selection of folding candidates is described in [18].

### 5.3 Column folding with ordered connection-row assignment

We extend to this section the considerations on multiple column folded PLA implementation and the basic definitions presented in Section 5.2.

We define **order map**  $S: \{c_i; i = 1, 2, \dots, nc\} \rightarrow \{1, 2, \dots, nc\}$  a one to one map relating each column to the required relative position of the contacted connection-row. We define **implementable ordered connection-row assignment** an implementable connection-row assignment such that :

$$T(c_i) < T(c_j) \text{ if } S(c_i) < S(c_j) \quad \forall i, j = 1, 2, \dots, nc$$

*Example 5.3.1 :* Consider the OR plane of the PLA shown in Fig. 2.1 and the following order map:

$$S(c_7) = 2 \quad S(c_8) = 1 \quad S(c_9) = 3 \quad S(c_{10}) = 4$$

This means that column folding is constrained so that the connection-row to  $c_8$  is in the topmost position, followed by those connecting  $c_7$ ,  $c_9$  and  $c_{10}$  in the order. Fig. 5.6 shows a folded implementation with the implementable ordered connection row assignment:  
 $T(c_7) = 2 \quad T(c_8) = 1 \quad T(c_9) = 3 \quad T(c_{10}) = 4.$  ■

We state the column folding with ordered connection-row assignment problem as follows:

*Find an implementable ordered column folding set and a related implementable ordered connection-row assignment, which minimizes the column cardinality of the folded PLA.*

This problem is equivalent to column folding with the following bounds on connection-row positions:

$$L_C(c_i) = S(c_i) \quad \forall i = 1, 2, \dots, nc$$

$$U_C(c_i) = S(c_i) + \Delta \quad \forall i = 1, 2, \dots, nc$$

with the additional constraint on the order of the connection-rows.

As we did in the previous section, we give a graph representation for a subproblem:

*Given an ordered column folding set and an order map, find an implementable ordered connection-row assignment, if it exists.*

The graph representation of this subproblem is given by graph  $G(R, N, C, A)$  introduced in Section 5.2 where an additional subset of directed edges is added to take care of the order map:

$$A_9 = \{(c_i, c_j) | i = S(c_k), j = S(c_{k+1}), k = 1, 2, \dots, nc - 1\}$$

The Double Assignment Algorithm can be used to replace Step 3 of the Master Algorithm for the column folding with ordered connection-row assignment problem.

*Example 5.3.2 :* Fig. 5.7 shows graph  $G(R, N, C, A)$  for the order map of example 5.3.1 and the ordered folding set  $O = \{c_8, c_9\}$  ■

The selection of folding candidates is described in [18].

## 6. PLEASURE

PLEASURE is an interactive program for simple/multiple constrained/unconstrained row and/or column folding of Programmable Logic Arrays.

The PLA description is given as input to the program in the form of two-level sum-of-products logical implicants.

The output of the program is a symbolic table representing the folded array with the positions of the active devices corresponding to the cares of the logic function, the locations of the cuts and the contacts between columns and connection rows. The symbolic table is suitable to be processed by a *silicon assembler* program which generates the mask layout of the array according to a given technology. Note that the symbolic table generated by PLEASURE is technology independent.

The program is a command interpreter: input files can be read and edited; logic arrays can be folded in a single run or one fold at a time. This allows the user to monitor PLA folding step by step, by displaying the partially folded array.

The user can enter column and/or row folding candidates of his choice and verify the implementability of his selection. When PLAs are folded in a single run, a soft interrupt capability allows the user to halt the compaction at any point to see the partially compacted array before resuming folding execution. The program can be run in a silent mode (i.e. with no interaction with the user), so that it can be interfaced with other programs in a system for automated synthesis of PLA's.

Folding instructions are entered to the program along with the PLA description in the input file. PLEASURE allows column (row) folding only and row and column folding.

Column folding can be simple or multiple, constrained or unconstrained in either or in both planes. Architectural constraints can be set on column positions. Columns can be required to be folded on the top (bottom) of the array or not folded at all. Column folded arrays can be segmented into three adjacent planes, so that columns in the external planes, can be multiply folded and contacted by connection rows. Secondary constraints can be put on product and connection row positions. In particular column folding with bounded or order connection-row assignment can be achieved.

Row folding can be simple or multiple. Simple row folded arrays can be constrained to have an AND-OR-AND or OR-AND-OR architecture. Secondary constraints can be put on the column positions.

Row (column) folding can follow column (row) folding. Row folds can be alternated with column folds, by allowing the program to choose the local "best" fold at each step. This procedure achieves the best results as far as compaction is concerned. Multiple row and column folded PLA can be constrained by input/output position. An input (output) can be required to be connected to the top, bottom, left or right of the array.

Program PLEASURE is coded in *ratfor* and consists of about 5000 lines. Intermediate code in *fortran77* is available. PLEASURE runs in a VAX-UNIX® environment, but is easily transportable to other machines.

PLEASURE has been tested on a large set of industrial arrays. To compare results obtained with arrays of different sizes, the following foldings have been tried: i) unconstrained folding; ii) column folding with constrained row positions:  $L(r_i) = \max(i - \alpha, 0)$ ;  $U(r_i) = \min(i + \alpha, nr)$ ;  $\alpha = \frac{nr}{10}$ ; iii) column folding with constrained connection-row positions:  $L_c(c_i) = \max(i - \alpha, 0)$ ;  $U_c(c_i) = \min(i + \alpha, nr)$ ;  $\alpha = \frac{nr}{10}$ ; iv) column folding with ordered connection-row assignment:  $S(c_i) = i, i = 1, 2, \dots, nc$ . The folding results and execution time on a VAX 11/780 computer are reported in Table 1.

## 7. CONCLUSIONS

In this paper we addressed the multiple constrained folding problem of Programmable Logic Arrays. A heuristic algorithm for multiple folding has been presented as well as two assignment algorithms for PLA row/column constrained positioning. A computer program, PLEASURE, has been described and shown to be an effective tool for interactive topological design of logic arrays.

We have presented two PLA structures which support multiple folded arrays in MOS technology: the former uses two levels of metal (poly) and the latter one level of metal and poly.

PLEASURE is a part of the integrated system for Programmable Logic Arrays and Finite State Machines automated design developed at the University of California, Berkeley.

## 8. ACKNOWLEDGEMENTS

This research has been sponsored by IBM and Harris corporations and NSF under subcontract #392741C-1.

## 9. REFERENCES

- [1] H.Fleisher and L.I.Maissel "An Introduction to Array Logic" *IBM Jour. of Res. and Devel.*, vol 19, pp.98-109, Mar 1975
- [2] M.S.Schmookler "Design of Large ALUs Using Multiple PLA Macros" *IBM Jour. of Res. and Devel.*, vol.24 pp.2-14 Jan 1980
- [3] S.J.Hong,R.G.Cain and D.L.Ostapko "MINI:a Heuristic Approach for Logic Minimization" *IBM Jour. of Res. and Devel.*, vol 18, pp 443-458, Sep 1974
- [4] R.Brayton,G.D.Hachtel,L.Hemachanandra,A.R.Newton and A.L.Sangiovanni Vincentelli "A Comparison of Logic Minimization Strategies Using Espresso. An APL Program Package for Partitioned Logic Minimalization" *Proc. Int. Symp. on Circ. and Syst.* pp. 42-48, Rome 1982
- [5] G.D.Hachtel,A.R.Newton and A.L.Sangiovanni Vincentelli "An Algorithm for Optimal PLA Folding" *IEEE Trans on CAD of Int. Circ. and Syst.*, vol 1, No 2, Apr 1982
- [6] R.A.Wood "A High Density Programmable Logic Array Chip", *IEEE Trans. Comput.*, vol C-28, pp. 602-608, Sep 1979
- [7] G.D.Hachtel,A.R.Newton and A.L.Sangiovanni Vincentelli "An Algorithm for Optimal PLA Folding" *Proc. Int. Circ. and Comp. Conf.*, New York,N.Y. Oct 1980
- [8] G.De Micheli and A.Sangiovanni-Vincentelli "Multiple Folding of PLAs" *Proc. Int. Symp. on Circ. and Syst.*, Newport Beach,CA May 1983
- [9] D.L.Greer "An Associative Logic Matrix" *IEEE Jour. of Solid State Circ.*, vol SC-11, No 5, pp 679-691 Oct 1976
- [10] J.F.Pailotin "Optimization of the PLA Area" *Proc. 18th Design Automation Conference*, pp 406-410, Nashville Jun 1981
- [11] S.Chuquillanqui and T. Perez Segovia "PAOLA: A Tool for Topological Optimization of Large PLAs" *Proc. 19th Design Automation Conference*, pp 300-306, Las Vegas Jun 1982
- [12] G.D.Hachtel,A.R.Newton and A.L.Sangiovanni Vincentelli "Techniques for Programmable Logic Arrays Folding" *Proc. 19th Design Automation Conference*, pp 147-152, Las Vegas, Jun 1982
- [13] C.Mead and L.Conway "Introduction to VLSI Systems" Addison Wesley 1980
- [14] G. De Micheli "Pleasure: a program for topological compaction of PLAs" *Internal Report*, Harris Corporation, 1981
- [15] I.Suwa and W.J.Kubitz "A Computer Aided Design System for Segment-Folded PLA Macro cells" *Proc. 18th Design Automation Conference* pp 398-405, Nashville, Jun 1981
- [16] A.V.Aho J.E.Hopcroft and J.D.Ullman "The Design and Analysis of Computer Algorithms" Addison Wesley 1974
- [17] M.Luby U.Vazirani V. Vazirani and A. Sangiovanni-Vincentelli "Some Theoretical Results on the Optimal PLA Folding Problem" *Proc. Int. Circ. and Comp. Conf.*, pp 165-170, New York,N.Y., Oct 1982
- [18] G.De Micheli and A.Sangiovanni Vincentelli "PLEASURE: A Computer Program for Simple/Multiple Constrained/Unconstrained Folding of Programmable Logic Arrays" *Memorandum UCB/ERL No. 82/57*, Aug 1982
- [19] M.R.Garey and D.S.Johnson "Computers and Intractability" W.H.Freeman and Company San Francisco
- [20] E.L.Lawler "Optimal Sequencing of a Single Machine Subject to Precedence Constraints" *Management Science* vol 19 No 5, pp. 544-546, Jan 1973

Comparison of PLAs folded by PLEASURE with different constraints.					
PLA	size nr*(ni+no)	Constraints	Folding lists	Folded Area Unfolded Area = 100	Time (sec)
PLA 1	30*(8+31)	none	7	29	8
	30*(8+31)	row positions	14	51	14
	30*(8+31)	conn-row positions	15	53	23
	30*(8+31)	ordered conn-rows	15	53	18
PLA 2	52*(23+20)	none	7	37	15
	52*(23+20)	row positions	12	80	34
	52*(23+20)	conn-row positions	13	46	82
	52*(23+20)	ordered conn-rows	13	58	53
PLA 3	86*(8+63)	none	9	56	112
	86*(8+63)	row positions	15	67	257
	86*(8+63)	conn-row positions	12	83	305
	86*(8+63)	ordered conn-rows	15	73	328
PLA 4	62*(24+14)	none	11	58	23
	62*(24+14)	row positions	10	73	36
	62*(24+14)	conn-row positions	9	88	45
	62*(24+14)	ordered conn-rows	8	76	75
PLA 5	85*(27+10)	none	14	54	30
	85*(27+10)	row positions	10	67	58
	85*(27+10)	conn-row positions	9	72	87
	85*(27+10)	ordered conn-rows	6	70	59
PLA 6	75*(35+29)	none	17	53	50
	75*(35+29)	row positions	19	82	118
	75*(35+29)	conn-row positions	18	84	199
	75*(35+29)	ordered conn-rows	10	73	202
PLA 7	53*(35+29)	none	10	49	26
	53*(35+29)	row positions	13	87	85
	53*(35+29)	conn-row positions	17	56	110
	53*(35+29)	ordered conn-rows	10	80	147
PLA 8	223*(47+82)	none	15	38	1282
	223*(47+82)	row positions	39	55	3933
	223*(47+82)	conn-row positions	39	57	4722
	223*(47+82)	ordered conn-rows	33	60	4769

TABLE 1




Fig. 5.1-Folded logic array with bounded row assignment

Fig. 5.3-Unfolded OR array

Fig. 5.4-Folded OR array with bounded connection row assignment





Fig. 5.2a

Fig. 5.2b



Symbolic representation of a Programmable Logic Array

Fig. 2.1





Fig. 2.4 Folded PLA mixed diagram

- LEGEND: — metal 1  
 --- poly  
 - · - metal 2  
 x active device  
 ne cut  
 e contact



Simple Folded Array

Fig. 2.2





Fig. 2.5 Folded PLA mixed diagram



Multiple Folded Array

Fig. 2.3




Fig. 2.6

Multiple Folded Array with ordered connection-row assignment




Fig. 5.5a



Fig. 5.5b




Fig. 5.5c




Fig. 5.5d




Fig. 5.5e-Folded OR plane implementation.




Fig. 5.5f




Fig. 5.5g




Fig. 5.5h