

Polarity control at Runtime in Double Gate, Gate-All-Around, Vertically Stacked Nanowire FETs

**M. De Marchi¹, D. Sacchetto¹, S. Frache^{1,2}, J. Zhang¹,
P.-E. Gaillardon¹, Y. Leblebici¹ and G. De Micheli¹**


¹ LSI, EPFL, Switzerland ² Politecnico di Torino, Italy

FED 25.03.2013




Our idea


- ▲ Programmable polarity device
- ▲ Stacked nanowire channel
- ▲ Gate-all-around structure
- ▲ VLSI compatible




FinFET to Nanowire FET




FinFET



FinFET to Nanowire FET




FinFET




NW FET

Our Nanowire FET





NW FET



Circuit design methodology





Programmable polarity SiNWFET




Ambipolar Carbon Nanotube FET




Polarity control: circuit symbol






Polarity control: circuit symbol






Polarity control: circuit symbol



Inverter / buffer circuit






Inverter / buffer circuit





H. Ben Jamaa et al.,
DATE 2009
M. De Marchi et al.,
NANOARCH 2010


Inverter / buffer circuit



Full swing XOR circuit




The device





Features we need


- ▲ Polarity control
- ▲ Symmetric operation
- ▲ p-type for $PG=0V$
- ▲ VLSI capability



Complete device structure






Complete device structure






- ▲ Si NW stack
- ▲ Low p-doped NWs
- ▲ Polysilicon gates
- ▲ Midgap NiSi S/D contacts

Fabricated device view






Fabricated device view






▲ 350nm long channel

Fabricated device view






- ▲ 350nm long channel
- ▲ 100nm gate segments

Fabricated device view





- ▲ 350nm long channel
- ▲ 100nm gate segments
- ▲ 20–40nm wire diameter

Fabricated device view




- ▲ 350nm long channel
- ▲ 100nm gate segments
- ▲ 20–40nm wire diameter
- ▲ Self-aligned CG

Device cross sections



Device working principle

PG = 1 → n-type
CG = 0



PG = 1 → n-type
CG = 1





PG = 0 → p-type
CG = 1



PG = 0 → p-type
CG = 0





Device I_d - V_{cg}




- ▲ Crossing $> 0V$
- ▲ $PG=0V \rightarrow$ p-type
- ▲ Symmetry

Device I_d - V_{cg}



- ▲ Crossing $> 0V$
- ▲ $PG=0V \rightarrow p$ -type
- ▲ Symmetry
- ▲ $I_{ON}/I_{OFF} > 10^6$
- ▲ $S \sim 64mV/Dec$


TCAD model validation





Symbols: Measurement
Lines: TCAD simulation

**Simulation
consistent with
measurement**




Fabricated circuits






2 FET inverter configuration



2 transistor XOR circuit





XOR as TCAD Simulation




Buffer fixed by adding 2T



Full swing XOR circuit



Predicted performance



Device optimization




TCAD model

- ▲ Reduced dimensions
- ▲ High- κ dielectric (EOT = 0.8 nm)


Predicted I_d - V_{cg}

Measured device





- ▲ Crossing shifts left
- ▲ Lower V_{dd}

Optimized device



4 transistor XOR simulation




Conclusion

▲ Fabricated device

- ▽ Top-down stacked nanowires
- ▽ Gate-All-Around
- ▽ p-type for $P_G=0V$
- ▽ Symmetric behavior

▲ Demonstrated circuits

- ▽ Configurable inverter
- ▽ 2 Transistor XOR



Thank you

