

FROM RESEARCH TO INDUSTRY

cea tech


Modularity study of ultra-fine grain FPGA based on DG-CNTFET

Fabien Clermidy

www.cea.fr

leti & list

FPGA versus Von Neumann architectures



Technology Push

Architecture Pull

Moore's Law

Von Neumann Architectures

Development Costs ↑

Complexity ↑

Reliability ↓

Power consumption ↑



Emerging Technologies

Reconfigurable Architectures

Efficiency ↑

Power consumption ↓


Cost ↓

Regularity ↑


Reliability

- **FPGA & NANOGRAIN project**
- DG-CNTFET reconfigurable cell
- Solving the interconnect issue
- Conclusion


Field Programmable Gate Array




Ahmed et al., 2001



Logic element = CLB




Lin et al., 2007



Low computing efficiency


- Ultra-fine grain reconfigurable architectures based on nano-components




- FPGA & NANOGRAIN project
- **DG-CNTFET reconfigurable cell**
- Solving the interconnect issue
- Conclusion

- Increase computing density for FPGA
- Leveraging on Ambipolar property of CNTFET
- (Questions on reconfigurable cell are for INL...)

- Cell: 




- Layout:
Extrapolation to 22nm
Consider NT alignment



- Physical model
- Quasi-ballistic approach
=> Landauer equations
- Charges modeling
- Electrostatic modeling:
front and back gates
capacities
- Schottky and PN
Junctions Capacities
modeling (DIBL)



- [1] S. Frégonèse, C. Maneux, T. Zimmer, IEEE TED, October 2009.
 [2] S. Frégonèse, C. Maneux, T. Zimmer, IEEE ISDRS, Washington DC, December 2009
 [3] S. Frégonèse, C. Maneux, T. Zimmer, SSE, accepted with revision








	CMOS (ASIC)	DG-CNTFET	CB-NWFET
<i>Functionality</i>	1	0.875	1
<i>Density</i>	1	25.5	114,9
<i>Performances</i>	1	2,1	1,6
<i>Power reduction</i>	1	243.2	9.5


- Different choices possible depending on tradeoff : density versus power
 - DG-CNTFET → Power gain thanks to carbon electronic
 - CB-NWFET → Density gain thanks to sub-lithographic process

- FPGA & NANOGRAIN project
- DG-CNTFET reconfigurable cell
- **Solving the interconnect issue**
- Conclusion


Main idea: modifying FPGA hierarchy








4-input LUTs, 10BLEs, 22 inputs



Mapping distribution

Gains versus CMOS



- Reconfigurable logic well suited for taking advantage of emerging technologies
- But need to re-think classical architectures
- ... and now prototyping for convincing



Questions?



leti

Centre de Grenoble
17 rue des Martyrs
38054 Grenoble Cedex

list

Centre de Saclay
Nano-Innov PC 172
91191 Gif sur Yvette Cedex