## Outline

## RESOURCE SHARING

© Giovanni De Micheli

Stanford University
——— © GDM ——

- Resource-dominated circuits.
- Flat and hierarchical graphs.
- Functional and memory resources.
- Extensions.
- Non resource-dominated circuits.
- Concurrent scheduling and binding.
- Module selection.


## Allocation and binding

- Allocation:
- Number of resources available.
- Binding:
- Relation between operations and resources.
- Sharing:
- Many-to-one relation.
- Optimum binding/sharing:
- Minimize the resource usage.


## Binding

- Limiting cases:
- Dedicated resources:
* One resource per operation.
* No sharing
- One multi-task resource:
* ALU.
- One resource per type.


## Compatibility and conflicts

## Optimum sharing problem

- Scheduled sequencing graphs.
- Operation concurrency well defined.
- Consider operation types independently.
- Problem decomposition.
- Perform analysis for each resource type.
- Operation compatibility:
- Same type.
- Non concurrent.
- Compatibility graph:
- Vertices: operations.
- Edges: compatibility relation.
- Conflict graph:
- Complement of compatibility graph.
$\xrightarrow{\text { Example }}$ © GDM —



## Algorithmic solution to the optimum binding problem

Compatibility graph.

- Partition the graph into a minimum number of cliques.
- Find clique cover number $\kappa\left(G_{+}\right)$.
- Conflict graph.
- Color the vertices
by a minimum number of colors.
- Find chromatic number $\chi\left(G_{-}\right)$.
- NP-complete problems - Heuristic algorithms.


## Example



ALU1: 1,3,5 ALU2: 2,4

## Perfect graphs

- Comparability graph:
- Graph $G(V, E)$ has an orientation $G(V, F)$ with the transitive property.
$-\left(v_{i}, v_{j}\right) \in F \cup\left(v_{j}, v_{k}\right) \in F \Rightarrow\left(v_{i}, v_{k}\right) \in F$.
- Interval graph:
- Vertices correspond to intervals.
- Edges correspond to interval intersection.
- Subset of chordal graphs:
* Every loop with more than three edges has a chord.


## Data-flow graphs (flat sequencing graphs)

- The compatibility/conflict graphs have special properties.
- Compatibility:
* Comparability graph.
- Conflict:
* Interval graph.
- Polynomial time solutions:
- Golumbic's algorithm.
- Left-edge algorithm.

Example



## Left-edge algorithm

- Input:
- Set of intervals with left and right edge.
- Rationale:
- Sort intervals by left edge.
- Assign non overlapping intervals to first color using the sorted list.
- When possible intervals are exhausted increase color counter and repeat.


## Left-edge algorithm

© GDM -
LEFT_EDGE(I) \{
Sort elements of $I$ in a list $L$ in ascending order of $l_{i}$; $c=0$;
while (some interval has not been colored ) do \{ $S=\emptyset ;$
$r=0 ;$
while ( $\exists s \in L$ such that $l_{s}>r$ ) do
$s=$ First element in the list $L$ with $l_{s}>r$;
$S=S \cup\{s\}$;
$r=r_{s}$;
Delete $s$ from $L$;
\}
$c=c+1$;
Label elements of $S$ with color $c$;
\}

## ILP formulation of binding

(C) GDM -

- Boolean variables $b_{i r}$
- Operation $i$ bound to resource $r$.
- Boolean variables $x_{i l}$
- Operation $i$ scheduled to start at step

$$
\begin{aligned}
\sum_{r=1}^{a} b_{i r} & =1 \quad \forall i \\
\sum_{i=1}^{n_{o m e}} b_{i r} \sum_{m=l-d_{i}+1}^{l} x_{i m} & \leq 1 \quad \forall l \quad \forall r
\end{aligned}
$$

## Hierarchical sequencing graphs

——— © GDM ——

- Hierarchical conflict/compatibility graphs.
- Easy to compute.
- Prevent sharing across hierarchy.
- Flatten hierarchy.
- Bigger graphs.
- Destroy nice properties.


(a)

(b)

(c)


## Register binding problem

- Given a schedule:
- Lifetime intervals for variables.
- Lifetime overlaps.
- Conflict graph (interval graph).
- Vertices $\leftrightarrow$ variables.
- Edges $\leftrightarrow$ overlaps.
- Interval graph.
- Compatibility graph (comparability graph).
- Complement of conflict graph.

Register sharing data-flow graphs
(C) GDM

- Given:
- Variable lifetime conflict graph.
- Find:
- Minimum number of registers storing all the variables.
- Key point:
- Interval graph:
* Left-edge algorithm. (Polynomial-time).


Register sharing general case

- Iterative constructs:
- Preserve values across iterations.
- Circular-arc conflict graph:
* Coloring is intractable.
- Hierarchical graphs:
- General conflict graphs:
* Coloring is intractable.
- Heuristic algorithms.



## Multiport-memory binding

- Find minimum number of ports
to access the required number of variables.
- Variables use the same port:
- Port compatibility/conflict.
- Similar to resource binding.
- Variables can use any port:
- Decision variable $x_{i l}$ is TRUE when variable $i$ is accessed at step $l$.
- Optimum: $\max _{1 \leq l \leq \lambda+1} \sum_{i=1}^{n_{v a r}} x_{i l}$.


## Multiport-memory binding

- Find maximum number of variables to be stored through a fixed number of ports $a$.
- Boolean variables $\left\{b_{i}, i=1,2, \ldots, n_{v a r}\right\}$ :
* Variable $i$ is stored in array.
$-\max \sum_{i=1}^{n_{v a r}} b_{i}$ such that
$-\sum_{i=1}^{n_{v a r}} b_{i} x_{i l} \leq a \quad l=1,2, \ldots, \lambda+1$


## Example <br> formulation

```
Time - step \(1: r_{3}=r_{1}+r_{2} ; r_{12}=r_{1}\)
Time - step \(2: r_{5}=r_{3}+r_{4} ; r_{7}=r_{3} * r_{6} ; r_{13}=r_{3}\)
Time - step \(3: r_{8}=r_{3}+r_{5} ; r_{9}=r_{1}+r_{7} ; r_{11}=r_{10} / r_{5}\)
Time - step \(4: r_{14}=r_{11} \wedge r_{8} ; r_{15}=r_{12} \vee r_{9}\)
Time - step \(5: r_{1}=r_{14} ; r_{2}=r_{15}\)
\(\max \sum_{i=1}^{15} b_{i}\) such that
                                    \(b_{1}+b_{2}+b_{3}+b_{12} \leq a\)
    \(b_{3}+b_{4}+b_{5}+b_{6}+b_{7}+b_{13} \leq a\)
    \(b_{1}+b_{3}+b_{5}+b_{7}+b_{8}+b_{9}+b_{10}+b_{11} \leq a\)
    \(b_{8}+b_{9}+b_{11}+b_{12}+b_{14}+b_{15} \leq a\)
        \(b_{1}+b_{2}+b_{14}+b_{15} \leq a\)
```


## Example solution

- One port $a=1$ :
- $\left\{b_{2}, b_{4}, b_{8}\right\}$ non-zero.
- 3 variables stored: $v_{2}, v_{4}, v_{8}$.
- Two ports $a=2$ :
- 6 variables stored: $v_{2}, v_{4}, v_{5}, v_{10}, v_{12}, v_{14}$
- Three ports $a=3$ :
- 9 variables stored: $v_{1}, v_{2}, v_{4}, v_{6}, v_{8}, v_{10}, v_{12}, v_{13}$


## Bus sharing and binding

© GDM

- Find the minimum number of busses to accommodate all data transfer.
- Find the maximum number of data transfers for a fixed number of busses.
- Similar to memory binding problem.
- ILP formulation or heuristic algorithms.

Example


- One bus:
- 3 variables can be transferred.
- Two busses:
- All variables can be transferred.


## Scheduling and binding Resource dominated circuits

(C) GDM

- Area and delay of resources dominate.
- Strategy:
- Scheduling under area constraints:
* Minimize Iatency.
- Binding.
* Share resource within bounds.
- Decoupling between scheduling and binding.


## Scheduling and binding approaches

© GDM -

- Concurrent scheduling and binding.
- ILP model- exact.
- Some heuristic algorithms.
- Scheduling before binding:
- Good for DSP application.
- Binding before scheduling:
- Iterative techniques.


## Scheduling and binding

 General circuits- Area and delay influenced by:
- Sparse logic, wiring, registers and control circuit.
- Binding affects the cycle-time:
- It may invalidate a schedule.
- Scheduling after binding:
- Binding under restrictive assumptions.
- Time-frame of operations not yet known.

Module selection problem
© GDM —

- Library of resources:
- More than one resource per type.
- Example:
- Ripple-carry adder.
- Carry look-ahead adder.
- Resource modeling:
- Resource subtypes with:
* (area, delay) parameters.


## Module selection solution

(C) GDM -

- ILP formulation:
- Decision variables:
* Select resource sub-type.
* Determine (area, delay).
- Heuristic algorithms:
- Determine minimum latency with fastest resource subtypes.
- Recover area by using slower resources on non-critical paths.


## Example



- Multipliers with:
- $($ Area, delay $)=(5,1)$ and $(2,2)$
- Latency bound of 5 .


## Summary

(C) GDM

- Resource sharing is reducible to coloring/clique-covering.
- Simple for flat graphs.
- Intractable, but still easy in practice, for other graphs.
- More complicated for non resource-dominated circuits.
- Extension: module selection.


