

System-Level Power Optimization: Techniques and Tools

Luca Benini*

*Università di Bologna
Dip. Elettronica Informatica Sistemistica
Bologna, ITALY 40136

Giovanni De Micheli†

† Stanford University
Computer Systems Laboratory
Stanford, CA 94305

Abstract

This tutorial presents a cohesive view of power-conscious system-level design. We consider systems as consisting of a hardware platform executing software programs. We address the problems of power estimation and minimization for such systems.

We consider the major constituents of systems: processors, memories and communication resources. We analyze power dissipation in these components and we survey computer-aided power reduction techniques. We also consider global system-level control schemes, such as dynamic power management. We conclude by pointing out further research problems which are still open in this domain.

1 Introduction

Power optimization and estimation at the system level is an area of very active research. The main purpose of this tutorial is to survey the methods and techniques that have been explored in the recent past. To help organize the material, we will cluster the approaches into a few areas. For each area, we provide several bibliographical references as and a few descriptive notes. The purpose of these descriptions just to outline what type of system architectures and what power dissipation sources are addressed by the techniques in the area. At the system level, we can group the sources of power dissipation under three coarse categories: (i) processing units; (ii) memories; (iii) interconnects and communication. Several techniques address more than one category, while others are more narrowly focused.

We can also coarsely group the architectures targeted by system-level power optimization techniques. Our classification is based on the amount of flexibility available. More specifically, we distinguish between:

- Commodity-processor systems, where data processing is performed exclusively by a commodity processor (general purpose microprocessor, microcontroller or DSP), and the degrees of freedom are in the design and optimization of memory and communication architectures.

- Custom-processor systems, where data processing can be performed by either commodity processors or dedicated hardware resources. The design of custom processor systems is characterized by wide degrees of freedom.

It is important to realize that the classification of sources of power dissipation and of target architectures is somewhat arbitrary, and that the main purpose of our classification scheme is to help the reader in directing further investigation.

2 Memory optimization techniques

These techniques are mainly focused on reducing the power consumed by memories. Sometimes, concurrent memory and communication power dissipation is targeted. Communication is intended as data transfer between memory and processor. Both commodity and custom processor systems are targeted. Several approaches focus on creatively exploiting caching to reduce power consumption [1, 2, 3, 4, 5, 6, 7, 8, 9, 10]. Other techniques target more general memory hierarchies, where caches as well as various types of memories (SRAMs, DRAMs) are available, data transfer and placement are tightly controlled [11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24].

3 Hardware-software partitioning

Starting from a highly abstract functional system specification (a task graph), these techniques attempt to find an optimal partitioning and assignment of tasks between hardware and software [25, 26, 27, 28, 29]. The target architectures have considerable flexibility: processing elements interconnect and memory architecture are application-specific. In principle all sources of power dissipation can be addressed at this level of abstraction, however the high abstraction level of the specification may prevent accurate assessment of power savings. A few alternative techniques have been developed for automatically constructing application-specific power-optimized processors according to a fixed template [30, 31].

4 Instruction-level power optimization

The focus of instruction-level power optimization is on commodity-processor systems. These methods are based on a processor power model where each instruction (pair of instructions) has a power cost. Power optimization is based on

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.
ISLPED99, San Diego, CA, USA
©1999 ACM 1-58113-133-X/99/0008..\$5.00

selecting a minimum-power instruction mix for executing an application [32, 33, 34, 35, 36]. Some processor architectures support dedicated low-power instruction sets, designed with the purpose of facilitating instruction-level power optimization [37, 38, 39].

5 Control-Data-flow transformations

Executable specifications can be represented as control-data flow graphs (CDFGs). Mapping CDFGs to dedicated hardware is the main purpose of high-level synthesis techniques. High-level synthesis for low power is thoroughly surveyed in [40]. Several authors have proposed CDFG transformations that can be applied before high-level synthesis [41, 42, 43, 44, 45, 46, 47, 48, 49]. These transformations have been shown to be very effective in producing dedicated hardware processors with low power consumption.

6 Variable-voltage techniques

Probably the most effective way to reduce power consumption is to lower supply voltage. Traditionally, systems have been designed to operate at fixed supply voltages. Recent research results have shown the technical viability of dynamically variable voltage supply sources [50, 51, 52, 53, 54, 55, 56, 57, 58]. Variable-voltage systems have achieved extremely low power consumption compared to their standard, fixed-voltage counterparts. Several automatic optimization techniques have been developed for supporting the design of variable-voltage systems [59, 60, 61, 62, 63, 64, 65, 66]. These techniques may prove very useful when variable-voltage circuits enter mainstream technology.

7 Dynamic power management

Dynamic power management (DPM) is a control methodology that allows systems (or systems' components) to be placed in low-power sleep states, when inactive. Related work relates to industrial standards [77, 78], general approaches to power management [67, 68], predictive [83, 84, 85] and stochastic [87, 86, 87, 88] control policies. Other research has addressed matching the system/component properties with the control policy optimization model [69, 70, 71]. DPM is currently applied to control micro-processors [72, 73, 74, 75, 76], hard-disks [79, 80, 81, 82] and handheld devices such as laptop computers.

8 Interface power minimization

A large amount of power is dissipated in data communication over heavily-loaded on-chip or off-chip busses. Several approaches have been developed to reduce switching on busses via signal encoding [90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100]. Other techniques can be applied synergically with signal encoding to produce data stream with low transition activity [89, 101, 102, 103, 104, 105].

9 Approximate signal processing

A few techniques have taken an aggressive approach to power reduction in some classes of applications where a well-controlled amount of noise can be tolerated. The key idea in these approaches is that power dissipation can be drastically reduced by allowing some inaccuracies in the computation [106, 107, 108].

References

- [1] C. Su, A. Despain, "Cache Design Tradeoffs for Power and Performance Optimization: a Case Study," *International Symposium on Low Power Design*, pp. 63–68, April 1995.
- [2] R. Panwar, D. Rennels, "Reducing the Frequency of Tag Compares for Low Power I-Cache Design," *International Symposium on Low Power Design*, pp. 57–62, April 1995.
- [3] M. Kamble, K. Ghose, "Analytical Energy Dissipation Models for Low Power Caches," *International Symposium on Low Power Electronics and Design*, pp. 143–148, Aug. 1997.
- [4] T. Juan, T. Lang, J. Navarro, "Reducing TLB Power Requirements," *International Symposium on Low Power Electronics and Design*, pp. 196–201, Aug. 1997.
- [5] R. Bajwa, M. Hiraki, H. Kojima, et al., "Instruction Buffering to Reduce Power in Processors for Signal Processing," *IEEE Transactions on VLSI Systems*, vol. 5, no. 4, pp. 417–424, Dec. 1997.
- [6] J. Kin, M. Gupta and W. Mangione-Smith, "The Filter Cache: An Energy-Efficient Memory Structure," *IEEE International Symposium on Microarchitecture*, pp. 184–193, Dec. 1997.
- [7] C. Kulkarni, F. Catthoor, H. De Man, "Code Transformations for Low Power Caching in Embedded Multimedia Processors," *International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing*, pp. 23–26, March 1998.
- [8] U. Ko and P. Balsara, "Energy Optimization of Multilevel Cache Architectures for RISC and CISC Processors," *IEEE Transactions on VLSI Systems*, vol. 6, no. 2, pp. 299–308, June 1998.
- [9] R. Bahar, G. Albera, S. Manne, "Power and Performance Tradeoffs using Various Caching Strategies," *International Symposium on Low Power Electronics and Design*, pp. 64–69, Aug. 1998.
- [10] N. Bellas, I. Hajj, C. Polychronopoulos, G. Stamoulis, "Architectural and Compiler Support for Energy Reduction in the Memory Hierarchy of High Performance Microprocessors," *International Symposium on Low Power Electronics and Design*, pp. 64–69, Aug. 1998.
- [11] D. Lidsky, J. Rabaey, "Low-Power Design of Memory Intensive functions," *Symposium on Low Power Electronics*, pp. 16–17, Oct. 1994.
- [12] M. Lee, V. Tiwari, "A Memory Allocation Technique for Low-Energy Embedded DSP Software," *Symposium on Low Power Electronics*, pp. 24–25, 1995.
- [13] R. Saied, C. Chakrabarti, "Scheduling for Minimizing the Number of Memory Accesses in Low Power Applications," *VLSI Signal Processing*, pp. 169–178, Oct. 1996.
- [14] C. Gebotys, "Low Energy Memory and Register Allocation Using Network Flow," *Design Automation Conference*, pp. 435–440, June 1997.

- [15] S. Wuytack, F. Catthoor, H. De Man, "Transforming Set Data Types to Power Optimal Data Structures," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 15, no. 6, pp. 619-629, June 1996.
- [16] L. Nachtergaele, D. Moolenaar, B. Vanhoof, F. Catthoor, H. De Man, "System-Level Power Optimization of Video Codecs on Embedded Cores: a Systematic Approach," *Journal of VLSI Signal Processing*, vol. 18, no. 2, pp. 89-109, Feb. 1998.
- [17] E. De Greef, F. Catthoor, H. De Man, "Program Transformation Strategies for Memory Size and Power Reduction of Pseudoregular Multimedia Subsystems," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 8, no. 6, pp. 719-733, Oct. 1998.
- [18] S. Wuytack, J. Diguët, F. Catthoor, H. De Man, "Formalized Methodology for Data Reuse: Exploration for Low-Power Memory Mappings," *IEEE Transactions on VLSI Systems*, vol. 6, no. 4, pp. 529-537, Dec. 1998.
- [19] V. Zyuban, P. Kogge, "The Energy Complexity of Register Files," *International Symposium on Low Power Electronics and Design*, pp. 305-310, Aug. 1998.
- [20] D. Kirovski, C. Lee, M. Potkonjak, W. Mangione-Smith, "Synthesis of Power Efficient Systems-on-Silicon," *Asian and South Pacific Design Automation Conference*, pp. 557-562, Feb. 1998.
- [21] Y. Li and J. Henkel, "A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems," *Design Automation Conference*, pp. 188-193, June 1998.
- [22] S. Coumeri, D. Thomas, "Memory Modeling for System Synthesis," *International Symposium on Low Power Electronics and Design*, pp. 179-184, June 1998.
- [23] J. Da Silva, F. Catthoor, F. Verkest, H. De Man, "Power Exploration for Dynamic Data Types through Virtual Memory Management Refinement," *International Symposium on Low Power Electronics and Design*, pp. 311-316, Aug. 1998.
- [24] T. Simunic, L. Benini, G. De Micheli, "Cycle-Accurate Simulation of Energy Consumption in Embedded Systems," *Design Automation Conference*, June 1999.
- [25] J. Brown, D. Chen, G. Greenwood, X. Hu, R. Taylor, "Scheduling for Power Reduction in a Real-Time System," *International Symposium on Low Power Electronics and Design*, pp. 84-87, Aug. 1997.
- [26] D. Kirowski, M. Potkonjak, "System-level synthesis of low-power Hard Real-Time Systems," *Design Automation Conference*, pp. 697-702, June 1997.
- [27] B. Dave, G. Lakshminarayana, N. Jha, "COSYN: Hardware-Software Co-Synthesis for Heterogeneous Distributed Embedded Systems," *IEEE Transactions on VLSI Systems*, vol. 7, no. 1, March 1999.
- [28] M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey, "An Energy Conscious Methodology for Early Design Exploration of Heterogeneous DSPs," *Custom Integrated Circuits Conference*, pp. 111-117, May 1998.
- [29] J. Henkel, "A Low-Power Hardware/Software Partitioning Approach for Core-based Embedded Systems," *Design Automation Conference*, pp. 122-127, June 1999.
- [30] T. Conte, K. Menezes, S. Sathaye, "A Technique to Determine Power-Efficient, High-Performance Superscalar Processors," *Annual Hawaii International Conference on System Sciences*, vol. 1, pp. 324-333, Jan. 1995.
- [31] W. Dougherty, D. Pursley, D. Thomas, "Instruction subsetting: Trading Power for Programmability," *Computer Society Workshop on VLSI System Level Design*, pp. 42-47, April 1998.
- [32] V. Tiwari, S. Malik, A. Wolfe, "Power Analysis of Embedded Software: A First Step Towards Software Power Minimization," *IEEE Transactions on VLSI*, vol. 2, no. 4, pp. 437-445, Dec. 1994.
- [33] V. Tiwari, S. Malik, A. Wolfe, M. Lee, "Instruction Level Power Analysis and Optimization of Software," *Journal of VLSI Signal Processing*, vol. 13, no. 1-2, pp. 223-233, 1996.
- [34] H. Mehta, R. Owens, M. Irwin, R. Chen, D. Ghosh, "Techniques for Low Energy Software," *International Symposium on Low Power Electronics and Design*, pp. 72-75, Aug. 1997.
- [35] A. Kalambur, M. Irwin, "An Extended Addressing Mode for Low Power," *International Symposium on Low Power Electronics and Design*, pp. 208-213, Aug. 1997.
- [36] C. Gebotys, R. Gebotys, "An Empirical Comparison of Algorithmic, Instruction, and Architectural Power Prediction Model for High-Performance Embedded DSP Processors," *International Symposium on Low Power Electronics and Design*, pp. 121-123, Aug. 1998.
- [37] S. Segars, K. Clarke, L. Goudge, "Embedded Control Problems, Thumb and the ARM7TDMI," *IEEE Micro*, vol. 15, no. 5, pp. 22-30, Oct. 1995.
- [38] A. Hasegawa, I. Kawasaki, K. Yamada, S. Yoshioka, S. Kawasaki, P. Biswas, "SH3: High Code Density, Low Power," *IEEE Micro*, vol. 15, no. 6, pp. 11-19, Dec. 1995.
- [39] J. Russel, M. Jacone, "Software Power Estimation and Optimization for High-Performance, 32-bit Embedded Processors," *International Conference on Computer Design*, pp. 328-333, Oct. 1998.
- [40] E. Macii, M. Pedram, F. Somenzi, "High-Level Power Modeling, Estimation and Optimization," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 17, no. 11, pp. 1061-1079, Nov. 1998.
- [41] M. Potkonjak, M. Rabaey, "Power Minimization in DSP Application Specific Systems Using Algorithm Selection," *International Conference on Acoustics, Speech, and Signal Processing*, vol. 4, pp. 2639-2642, May 1995.
- [42] A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, R. Brodersen, "Optimizing Power Using Transformations," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 14, no. 1, pp. 12-31, Jan. 1995.

- [43] R. Mehra, L. Guerra, J. Rabaey, "Low-Power Architectural Synthesis and the Impact of Exploiting Locality," *Journal of VLSI Signal Processing*, vol. 13, no. 2-3, pp. 239-58, Aug-Sept. 1996.
- [44] M. Srivastava, M. Potkonjak, "Power Optimization in Programmable Processors and ASIC Implementation of Linear Systems: Transformation-Based Approach," *Design Automation Conference*, pp. 343-348, June 1996.
- [45] R. Mehra, L. Guerra, J. Rabaey, "A Partitioning Scheme for Optimizing Interconnect Power," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 3, pp. 433-43, March 1997.
- [46] D. Kim and K. Choi, "Power-Conscious High-Level Synthesis using Loop Folding," *Design Automation Conference*, pp. 441-445, June 1997.
- [47] I. Hong, M. Potkonjak, R. Karri, "Power Optimization Using Divide-and-Conquer Techniques for Minimization of the Number of Operations," *International Conference on Computer-Aided Design*, pp. 108-113, Nov. 1997.
- [48] G. Lakshminarayana, N. Jha, "FACT: a Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions," *Design Automation Conference*, pp. 102-107, June 1998.
- [49] L. Guerra, M. Potkonjak, J. Rabaey, "A methodology for guided behavioral-level optimization," *Design Automation Conference*, pp. 309-314, June 1998.
- [50] L. Nielsen, C. Niessen, J. Sparso and K. van Berkel, "Low-Power Operation Using Self-Timed Circuits and Adaptive Scaling of Supply Voltage," *IEEE Transactions on VLSI Circuits*, vol. 2, no. 4, pp. 425-435, Dec. 1994.
- [51] A. Sratakos, S. Sanders and R. Brodersen, "A Low-Voltage CMOS DC-DC Converter for a Portable Battery-Operated System," *IEEE Power Electronics Specialists Conference*, pp. 619-626, 1994.
- [52] A. Chandrakasan, V. Gutnik, T. Xanthopoulos, "Data Driven Signal Processing: an Approach for Energy Efficient Computing," *International Symposium on Low Power Electronics and Design*, pp. 347-352, 1996.
- [53] G. Wei and M. Horowitz, "A Low Power Switching Power Supply for Self-Clocked Systems," *International Symposium on Low Power Electronics and Design*, pp. 313-317, Aug. 1996.
- [54] K. Suzuki et al., "A 300 MIPS/W RISC Core Processor with Variable Supply-Voltage Scheme in Variable Threshold-Voltage CMOS," *Custom Integrated Circuits Conference*, pp. 112-118, May. 1997.
- [55] W. Namgoong, M. Yu and T. Meng, "A High-Efficiency Variable-Voltage CMOS Dynamic DC-DC Switching Regulator," *International Solid-State Circuits Conference*, pp. 380-381, Jan. 1997.
- [56] V. Gutnik and A. Chandrakasan, "Embedded Power Supply for Low-Power DSP," *IEEE Transactions on VLSI Systems*, vol. 5, n. 4, pp. 425-435, Dec. 1997.
- [57] T. Ishiara, M. Yasuura, "Power-Pro: Programmable Power Management Architecture," *Asia and South Pacific Design Automation Conference*, pp. 321-322, Feb. 1998.
- [58] K. Usami et al., "Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques," *Design Automation Conference*, pp. 483-488, June 1998.
- [59] M. Weiser, B. Welch, A. Demers, S. Shenker, "Scheduling for Reduced CPU Energy," *Symposium on Operating Systems Design and Implementation*, pp. 13-23, Nov 1994.
- [60] K. Govil, E. Chan, H. Wasserman, "Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU," *International Conference on Mobile Computing and Networking*, pp. 13-15, Nov. 1995.
- [61] I. Hong, D. Kirovski, G. Qu, M. Potkonjak, M. Srivastava, "Power Optimization of Variable Voltage Core-Based Systems," *Design Automation Conference*, pp. 176-181, June 1998.
- [62] T. Ishihara and H. Yasuura, "Voltage Scheduling Problem For Dynamically Variable Voltage Processors," *International Symposium on Low Power Electronics and Design*, pp. 197-202, Aug. 1998.
- [63] T. Pering, T. Burd and R. Brodersen, "The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms," *International Symposium on Low Power Electronics and Design*, pp. 76-81, Aug. 1998.
- [64] I. Hong, M. Potkonjak and M. Srivastava, "On-Line Scheduling of Hard Real-Time Tasks on Variable Voltage Processors," *International Conference on Computer-Aided Design*, pp. 653-656, Nov. 1998.
- [65] G. Qu, M. Potkonjak, "Techniques for Energy Minimization of Communication Pipelines," *International Conference on Computer-Aided Design*, pp. 597-600, Nov. 1998.
- [66] I. Hong, G. Qu, M. Potkonjak, "Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors," *Real-Time Systems Symposium*, pp. 178-187, Dec. 1998.
- [67] J. Lorch and A. Smith, "Software Strategies for Portable Computer Energy Management," *IEEE Personal Communications*, vol. 5, no. 3, June 1998.
- [68] L. Benini and G. De Micheli, *Dynamic Power Management: Design Techniques and CAD Tools*, Kluwer, 1997.
- [69] A. Farrahi, G. Tellez, M. Sarrafzadeh, "Memory Segmentation to Exploit Sleep Mode Operation," *Design Automation Conference*, pp. 36-41, June 1995.
- [70] A. Farrahi, M. Sarrafzadeh, "System Partitioning to Maximize Sleep Time," *International Conference on Computer-Aided Design*, pp. 452-455, Nov. 1995.
- [71] G. Tellez, A. Farrahi and M. Sarrafzadeh, "Activity-Driven Clock Design for Low-Power Circuits," *International Conference on Computer-Aided Design*, pp. 62-65, Nov. 1995.

- [72] S. Gary, P. Ippolito et al., "PowerPC 603, a Microprocessor for Portable Computers," *IEEE Design & Test of Computers* vol. 11, no. 4, pp. 14-23, Win. 1994.
- [73] G. Debnath, K. Debnath and R. Fernando, "The Pentium Processor-90/100, Microarchitecture and Low-Power Circuit Design," *International conference on VLSI design*, pp. 185-190, Jan. 1995.
- [74] S. Furber, *ARM System Architecture* Addison-Wesley, 1997.
- [75] M. Gowan, L. Biro and D. Jackson, "Power Considerations in the Design of the Alpha 21264 Microprocessor," *Design Automation Conference*, pp. 726-731, June 1998.
- [76] E. Harris et al. "Technology Directions for Portable Computers," *Proceedings of the IEEE*, vol. 83, no. 4, pp. 636-657, April 1996.
- [77] Microsoft, "OnNow: the Evolution of the PC Platform", 1997.
- [78] Intel, Microsoft and Toshiba, "Advanced Configuration and Power Interface Specification", 1996.
- [79] P. Krishnan, P. Long and J. Vitter, "Adaptive Disk Spin-down Via Optimal Rent-to-buy in Probabilistic Environments," *International Conference on Machine Learning*, pp. 322-330, July 1995.
- [80] D. Helmbold, D. Long, E. Sherrod, "Dynamic Disk Spin-down Technique for Mobile Computing," *Conference on Mobile Computing*, pp. 130-142, Nov. 1996.
- [81] F. Douglass, P. Krishnan and B. Bershad, "Adaptive Disk Spin-down Policies for Mobile Computers," *USENIX Symposium on Mobile and Location-Independent Computing*, pp. 121-137, Apr. 1995.
- [82] R. Golding, P. Bosh and J. Wilkes, "Idleness is not Sloth" *HP Laboratories Technical Report HPL-96-140*, 1996.
- [83] M. Srivastava, A. Chandrakasan. R. Brodersen, "Predictive System Shutdown and Other Architectural Techniques for Energy Efficient Programmable Computation," *IEEE Transactions on VLSI Systems*, vol. 4, no. 1, pp. 42-55, March 1996.
- [84] C.-H. Hwang and A. Wu, "A Predictive System Shutdown Method for Energy Saving of Event-Driven Computation", *International Conference on Computer Aided Design*, pp. 28-32, Nov. 1997.
- [85] Y. Lu and G. De Micheli, "Adaptive Hard Disk Power Management on Personal Computers," *IEEE Great Lakes Symposium on VLSI*, Feb. 1999.
- [86] E. Chung, L. Benini, A. Bogliolo and G. De Micheli, "Dynamic Power Management for Non-Stationary Service Requests," *Design and Test in Europe Conference*, March 1999, pp. 77-81.
- [87] L. Benini, A. Bogliolo, G. Paleologo and G. De Micheli, "Policy Optimization for Dynamic Power Management," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 18, no. 6, pp. 813-833, June 1999.
- [88] Q. Quiu and M. Pedram, "Dynamic Power Management Based on Continuous-Time Markov Decision Processes." *Design Automation Conference*, pp. 555-561, June 1999.
- [89] C. L. Su, C. Y. Tsui, A. M. Despaign, "Saving Power in the Control Path of Embedded Processors," *IEEE Design and Test of Computers*, vol. 11, no. 4, pp. 24-30, Winter 1994.
- [90] M. R. Stan, W. P. Bureson, "Bus-Invert Coding for Low-Power I/O," *IEEE Transactions on Very Large Scale Integration VLSI Systems*, vol. 3, no. 1, pp. 49-58, Jan. 1995.
- [91] H. Mehta, R. M. Owens, M. J. Irwin, "Some Issues in Gray Code Addressing," *Great Lakes Symposium on VLSI*, pp. 178-180, March 1996.
- [92] L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, "Asymptotic Zero-Transition Activity Encoding for Address Buses in Low-Power Microprocessor-Based Systems," *Great Lakes Symposium on VLSI*, pp. 77-82, March 1997.
- [93] Y. Yoshida, B.-Y. Song, H. Okuhata, T. Onoye, I. Shirakawa, "An Object Code Compression Approach to Embedded Processors," *International Symposium on Low Power Electronics and Design*, pp. 265-268, Aug. 1997.
- [94] M. Stan and W. Bureson, "Low-Power Encodings for Global Communication in CMOS VLSI," *IEEE Transactions on VLSI Systems*, vol. 5, no. 4, pp. 444-455, Dec. 1997.
- [95] L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, "Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding," *Great Lakes Symposium on VLSI*, pp. 8-12, Feb. 1998.
- [96] L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, "Address Bus Encoding Techniques for System-Level Power Optimization", *Design Automation and Test in Europe*, pp. 861-866, Feb. 1998.
- [97] S. Ramprasad, N. Shanbhag, I. Hajj, "Signal Coding for Low Power: Fundamental Limits and Practical Realizations," *International Symposium on Circuits and Systems*, vol. 2, pp. 1-4, May 1998.
- [98] L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer, "Reducing Power Consumption of Core-Based Systems By Address Bus Encoding", *IEEE Transactions on VLSI Systems*, vol. 6, no. 4, pp. 554-562, Dec. 1998.
- [99] E. Musoll, T. Lang, J. Cortadella, "Working-Zone Encoding for Reducing the Energy in Microprocessor Address Buses," *IEEE Transactions on VLSI Systems*, vol. 6, no. 4, pp. 568-572, Dec. 1998.
- [100] L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi, "Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses", *Proceedings of the Design Automation Conference*, June 1999.
- [101] F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, H. De Man, "Global communication and Memory Optimizing Transformations for Low Power Systems," *International Workshop on Low Power Design*, pp. 203-208, Oct. 1994.

- [102] P. Panda, N. Dutt, "Reducing Address Bus Transitions for Low Power Memory Mapping," *European Design and Test Conference*, pp. 63-67, March 1996.
- [103] P. Panda, N. Dutt, "Low Power Mapping of Behavioral Array to Multiple Memories," *International Symposium on Low Power Electronics and Design*, pp. 289-292, Aug. 1996.
- [104] H. Tomyiama, H., T. Ishihara, A. Inoue, H. Yasuura, "Instruction Scheduling for Power Reduction in Processor-Based System Design," *Design, Automation and Test in Europe*, pp. 23-26, Feb. 1998.
- [105] T. Givargis and F. Vahid, "Interface Exploration for Reduced Power in Core-Based Systems," *International Symposium on System-Level Synthesis*, pp. 117-122, Dec. 1998.
- [106] E. Vittoz, "Low Power Microelectronics: Ways to Approach the Limits," *International Solid-State Circuits Conference*, pp. 14-18, Jan. 1994.
- [107] S. Nawab, A. Oppenheim, A. Chandrakasan, J. Winograd, J. Ludwig, "Approximate Signal Processing," *Journal of VLSI Signal Processing*, vol. 15, no. 1-2, pp. 177-200, Jan. 1997.
- [108] R. Hedge, N. Shanbhag, "Energy-Efficiency in Presence of Deep Submicron Noise," *International Conference on Computer-Aided Design*, pp. 228-234, Nov. 1998.