AMBIPOLAR SI NANOWIRE FIELD EFFECT TRANSISTORS FOR LOW CURRENT AND TEMPERATURE SENSING

D. Sacchetto, G. De Micheli, and Y. Leblebici EPFL - Ecole Polytechnique Fédérale, Lausanne, Vaud, SWITZERLAND

ABSTRACT

This paper reports on the fabrication and characterization of a pA current and temperature sensing device with ultra-low power consumption based on a Schottky barrier silicon nanowire transistor. Thermionic trap-assisted tunneling current conduction mechanisms are identified and discussed on the base of the device sensitivity upon current and temperature biasing. In particular, very low current sensing properties are confirmed also with previously reported polysiliconnanowire Schottky barrier demonstrating that these devices are suitable for temperature and current sensing applications. Moreover, the process flow compatibility for both sensing and logic applications makes these devices suitable heterogeneous integration.

KEYWORDS

Schottky barrier, sensing, nanowire, FET, ambipolar

1. INTRODUCTION

The last decades have seen an exponential increase in CMOS research effort to push forward the technological limit for device density. Future technological innovations enabling ever higher circuit densities predicted by Moore's law will most likely be concentrated on novel materials, innovative device structures or different state variables other than charge [1]. Moreover, novel functionalities are attractive for sensing applications [2]. The dual advantage of density and peculiar sensing properties well combine in one dimensional structures, such as silicon nanowires.

In this work we extend the application of Si nanowires to current and temperature sensing. A range of device operation conditions are investigated, showing how an ambipolar device can be used for different applications, the only requirement being the biasing condition.

Section 2 describes the device concept. Then in Section 3 the fabrication method is reported. In Section 4 general current-voltage dependence of Schottky barrier FETs are presented. In Section 5 quasi-static device operation under different biasing conditions are discussed. A way to operate this device with low voltages is proposed. Then Section 5 reports on the I_{ds} – V_{gs} dependence under different temperature regimes. An effective Schottky barrier height of the devices is extracted by means of an activation energy method. Finally in Section 6 current and temperature sensing applications of Schottky barrier FETs are discussed.

2. DEVICE DESCRIPTION

The device scheme consists of a suspended Si nanowire having NiSi silicide source/drain junctions with 2 parallel polysilicon gates having *gate-all-around* (GAA) configuration on a SOI substrate. A typical device with 20 μ m long Si nanowire channel is shown in Figure 1(a). Typical Si nanowire with drop-like cross-section shape has an average diameter of 100 nm (see Figure 1(b)).

Pt

SiNW




Figure 1: a) A 20 µm long Si nanowire with 2 parallel GAA polysilicon gates having 4 µm gate lengths. b) A FIB cut cross-section image showing the Si nanowire channel surrounded by a 500 nm polysilicon top gate.

3. DEVICE FABRICATION

The process flow is based on a previously reported technique utilized for the fabrication of verticallystacked ultra-dense Si nanowire FET arrays [3]. Here a deep reactive ion etching technique is adapted to form a single suspended Si ribbon over the buried oxide. A sacrificial oxidation is performed to reduce the crosssection down to a 100 nm (see Figure 1(b)). Then a 20 nm dry oxidation is performed followed by a 500 nm polysilicon layer deposited by low pressure chemical vapor deposition. Contact regions are etched in a low temperature oxide passivation layer. Then a 50 nm Ni + 10 nm Al bi-layer is evaporated and annealed to form a silicide/Si mid-gap Schottky junction. The Al is used as a cap layer to prevent Ni oxidation during the silicidation step and to provide a good interface with final metallization. Finally, 1 µm thick Al is patterned for electrical characterizations.

4. I-V DEPENDENCE

For Schottky barrier FETs, I_{ds} can be described by the sum of a tunneling I_{tunnel} and a thermionic-emission I_{th} component [4]:

$$I_{ds} = I_{th} + I_{tunnel} \tag{1}$$

$$I_{tunnel} = A_C \frac{q^2 F^2}{8\pi h \varphi_{Beff}} e^{\left(-\frac{8\pi}{3hqF}\sqrt{2m(q\varphi_{Beff})^3}\right)} \tag{2}$$

$$I_{th} = A_C A^* T^2 e^{\left(-\frac{\varphi_{Beff}}{kT}\right)} \left[e^{\left(-\frac{V_a}{kT}\right)} - 1 \right]$$
 (3)

Where A_C is the contact area of the source to channel junction, F the electric field across the Schottky barrier, A the Richardson's constant, h the Plank's constant, m the electron rest mass, q the elementary electron charge, ϕ_{Beff} the effective Schottky barrier height, T the temperature, V_a the applied voltage across the Schottky junction, k the Boltzmann's constant.

5. ELECTRICAL CHARACTERISTIC

Ambipolar behavior

All the following measurements investigate the electrical behavior using the handle layer of the wafer as the back gate and the top gate at the source end (gate 1 in Figure 1) for a 20 µm long Schottky barrier Si nanowire FET with 100 nm channel diameter (Figure 1(b)).

A V_{gs} sweep ranging between -5 V and +5 V has been performed at different V_{bg} voltages. Large subthreshold slopes are expected in this kind of devices since the total current is determined by a thermionic emission and a tunneling components (equation (1-3)), giving rise to two distinct subthreshold regimes. We can indeed improve the quasi-static characteristic of the device by exploiting the back-gate to limit the conductance of one type of carrier. As suggested by Lin et al. [5] for a carbon nanotube Schottky barrier FET, a back gate voltage is capable to turn the device from an ambipolar to a unipolar behavior. As shown in Figure 2 the device has an ambipolar behavior, with unbalanced p- and nbranches. Since the gate length of the top gate is shorter compared to the back gate, the main effect we observe by changing V_{bg} is a modification of the ambipolar curve, in particular a modulation of the subthreshold swing together with a strong modulation of the nbranch current by lowering the I_{OFF} current contribution from holes injection at low V_{gs} . Nevertheless, if on the one hand the V_{bg} can be used to improve the ambipolar I_{ds} - V_{gs} curve, on the other side the lower I_{OFF} becomes more sensitive to temperature variation, which is suitable for temperature sensing applications.




Figure 2: Effect of the back-gate voltage V_{bg} on the ambipolar I_{ds} – V_{gs} . The ambipolar curve is shifted toward more negative voltages for increasing V_{bg} . The n-branch swing for V_{bg} = 5V is improved compared with the other cases. This is attributed to partial suppression of the holes conductance at low V_{gs} .

Temperature effects on the electrical characteristic

The I_{ds}-V_{gs} dependence with T is mainly attributed to the I_{th} , however T also influences the I_{tunnel} since hotter carriers pass through a narrower Schottky barrier, leading to an increasing current level [6]. The I_{OFF} current is increasing exponentially with temperature and, as suggested by equation (3), its main contribution is a thermionic emission component. A different behavior has been observed for the I_{ON} current. Increasing the temperature makes the I_{ON} current to decrease until the temperature reaches 55°C and then it rise exponentially with linear increase of T. At lower temperatures tunneling and trap-assisted tunneling are more important than thermionic emission. Rising T up to 70°C makes the charges trapped into the gate oxide to un-trap, reducing the I_{tunnel} component. A different behavior is observed for the I_{ON} currents for $70^{\circ}C \le T \le 115^{\circ}C$. In this range, the I_{ON} exponentially increases with T. This effect is evidence of two main current components, for which the I_{ON} changes from a tunneling to a thermionic emission dominated regime.

A set of I_{ds}-V_{gs} curves (Figure 3) taken at different temperatures at constant V_{ds} = 100 mV and V_{bg} = 5 V are used to extrapolate the Arrhenius plot shown in Figure 5. The constant $V_{bg} = 5$ V is used to set the device operation more favorable for electron conductance at low V_{gs} . Constant subthreshold swings ≈ 110 mV/dec are observed independently from the temperature (see Figure 4). Low negative V_{gs} voltages ranging from -1 V to 0 V show an almost linear slope with inverse of temperature and can be correlated to a thermionic-emission regime. However, for this V_{gs} range the current level is on the order of fAs, which is comparable to the background noise, and it cannot be used to extrapolate the Schottky barrier height. Another distinct regime is observed for $-0.3V \leq V_{gs} \leq -0.5~V$, for which the slopes are greatly affected by tunneling. This regime shows a dominant tunneling component for the two lowest temperatures. Finally, an exponential dependence with T is observed again for $V_{gs} \ge 0$ V with the exception of the lower temperature. All these regimes demonstrate that the current in our device is mainly thermionic for $T \ge 70^{\circ}$ C and that the tunneling contribution is trap assisted.

The slopes from the Arrhenius plot are then used to extract the effective Schottky barrier height ϕ_{Beff} with the activation energy E_a method. As shown in inset A of Figure 6, an average effective barrier height $E_a \! \approx \! 450 \pm 5$ meV is found over a large range of $V_{gs} \geq 0.2~V.$ However, these values cannot be taken as Schottky barrier height since in this regime the device has both tunneling and thermionic components. As suggested by Svensson et al. [7], a better evaluation of the Schottky barrier height can be taken at the maximum of E_a for low current levels. As shown in the inset B of Figure 6, this maximum corresponds to $V_{gs} \! = \! -0.45~V$ and gives a $\phi_{Beff} \! = \! 525~meV$, confirming the mid-gap Schottky barrier height.




Figure 3: Effect of the temperature on the ambipolar $I_{ds} - V_{gs}$ at $V_{ds} = 100 \text{mV}$.




Figure 4: Subthreshold swings associated with the I_{ds} - V_{gs} plots from Figure 3. Very low swing minima are measured at 100°C and 115°C close to threshold voltages. Notice the voltage shift with temperature increase and the extremely low minima of 50mV/dec for the highest temperature.




Figure 5: Arrhenius plot for different V_{gs} extracted from the plots of Figure 3 showing both thermionic emission and tunneling mechanisms. The linear decreasing slopes are associated with thermionic emission regimes.




Figure 6: Extracted E_a over a large range of V_{gs} . The inset A shows a constant $E_a = 450 \pm 5 \text{meV}$ over $-0.2V \le V_{gs} \le -0.8V$. Inset B shows the maximum of $E_a = 525 \text{meV}$ which is associated to the φ_{Beff} .

6. SILICON NANOWIRE SCHOTTKY BARRIER FET FOR SENSING

pA current sensing

Current biasing the devices with a constant I_{ds} current makes the device to behave as a pseudo-inverter configuration with hysteretic transfer function. Thanks to the ambipolarity, the V_{out} - V_{in} curves shift linearly with the applied current bias. For instance in Figure 7, low pA current levels can be either read from the high-to-low or the low-to-high transition voltage with sensitivities of 17 mV/pA. A similar biasing scheme for polysilicon nanowires has been previously characterized by the authors show a similar trend. In Figure 8, forward and reverse threshold voltages for currents between 100 fA and 500 fA show a linear increase with current (adapted from [8]).

Temperature sensing

Another application is temperature sensing. Upon application of increasing temperature of operation, the hysteresis window observed in pseudo-inverter biasing scheme shrinks.

The crystalline Si nanowire Schottky barrier FET shows different sensitivities at different temperature regimes, depending on which mechanism dominates the conductance. Since the hysteresis is attributed to the storage of charges in either gate oxide and/or at the Schottky barrier junctions [9], an increased hysteresis window is expected for the lowest temperatures. The highest sensitivity of 40 mV/°C is found in the T range around 40°C at which the trap tunneling mechanisms dominates. For temperatures higher than 55°C the sensitivity tends to saturate according to the dominance of thermionic current contribution, leading to lower sensitivity of 10 mV/°C. In Figure 9 the hysteresis window shrink for increasing T when 70°C \leq T \leq 100°C is shown.




Figure 7: Measured input-output transfer characteristics of a hysteretic inverter based on a single Si nanowire FET with low current bias, showing current-dependent thresholds.




Figure 8: Forward and reverse threshold voltages for polysilicon Schottky barrier FETs under constant current biasing from 100 fA up to 500 fA (adapted from ref. [8]).




Figure 9: The hysteresis window shrinks with increasing temperature. Within this T range, the temperature sensitivity of 10 mV/°C is related with the thermionic current regime.

7. CONCLUSIONS

The Schottky barrier Si nanowire FET has been demonstrated suitable for precise current and temperature sensing. Sensitivities ranging in between 17 mV/pA and 40 mV/pA for current sensing and in between 10 mV/°C and 40 mV/°C for temperature sensing associated with the different current conductance

mechanisms are reported. The compatibility of Si nanowires for both sensing and logic applications makes these structures suitable for heterogeneous integration within the same fabrication platform scheme.

ACKNOWLEDGEMENTS

This works has been partially founded by the Swiss NSF Grant No 200021-122168, Swiss NSF Grant No 200021-132539. The authors would like to acknowledge Prof. Ali Shakouri of UCSC and Michael Zervas for useful discussion and the Center of Micro and Nanotechnology of EPFL for help with the fabrication.

REFERENCES

- [1] H. Iwai, "Roadmap for 22nm and beyond", Microelectronic Engineering, vol.86(7-9), 2009.
- [2] F. Patolsky and C.M. Lieber, "Nanowire nanosensors," Materials Today, vol.8(4), pp.20-28, 2005.
- [3] D. Sacchetto, M. Ben-Jamaa, G. De Micheli, and Y. Leblebici, "Fabrication and Characterization of Vertically Stacked Gate-all-Around Si Nanowire FET Arrays", Solid State Device Research Conference, 2009. ESSDERC '09. Proceedings of the European, 2009, pp. 245–248.
- [4] M. Jang, K. Kang, S. Lee, and K. Park, "Simulation of Schottky barrier tunnel transistor using simple boundary condition," Applied Physics Letters, vol.82(16), pp.2718–2720, 2003.
- [5] Y.-M. Lin, J. Appenzeller, J. Knoch, and P. Avouris, "High performance carbon nanotube field-effect transistor with tunable polarities", Nanotechnology, IEEE Transactions on, vol. 4, no. 5, pp. 481–489, Sept. 2005.
- [6] S. M. Sze and K. K. Ng, "Physics of Semiconductor Devices", 3rd edition, Jon Wiley and Sons, 2007.
- [7] J. Svensson *et al.*, "The dependence of the Schottky barrier height on carbon nanotube diameter for Pdcarbon nanotube contacts", Nanotechnology, vol. 20(17), pp. 175 204—+, 2009.
- [8] D.Sacchetto, V.Savu, G. De Micheli, J. Brügger, Y. Leblebici, Ambipolar silicon nanowire FETs with stenciled-deposited metal gate, article in Press, Microelectronics Engineering, 2011.
- [9] D.Sacchetto, M.H. Ben-Jamaa, S. Carrara, G. De Micheli, Y. Leblebici, Memristive Devices Fabricated with Silicon Nanowire Schottky barrier Transistors, Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on, 2010, pp. 9-12.

CONTACT

Davide Sacchetto
Tel: +41 21 693 4698
davide.sacchetto@epfl.ch