Outline — © GDM -MODELING LANGUAGES • Hardware modeling issues: AND ABSTRACT MODELS - Representations and models. • Issues in hardware languages. © Giovanni De Micheli • Abstract hardware models: Stanford University - Dataflow and sequencing graphs.

Circuit modeling

_____ © GDM ____

- Formal methods:
 - Models in hardware languages.
 - Flow and state diagrams.
 - Schematics.
- Informal methods:
 - Principles of operations.
 - Natural-language descriptions.

Hardware Description Languages

- © GDM -

- Specialized languages with hardware design support.
- Multi-level abstraction:
 - Behavior, RTL, structural.
- Support for simulation.
- Try to model hardware as designer likes to think of it.

Software programming languages

_____ © GDM ____

- Software programming languages (C) can model functional behavior.
 - Example: processor models.
- Software language models support marginally design and synthesis.
 - Unless extensions and overloading is used.
 - Example: SystemC.
- Different paradigms for hardware and software.
- Strong trend in bridging the gap between software programming languages and HDLs.

Hardware versus software models


_____ © GDM ____

- Hardware:
 - Parallel execution.
 - I/O ports, building blocks.
 - Exact event timing is *very* important.
- Software:
 - Sequential execution (usually).
 - Structural information less important.
 - Exact event timing is *not* important.


Language analysis

____© GDM __


- Syntax:
 - External look of a language.
 - Specified by a grammar.
- Semantics:
 - Meaning of a language.
 - Different ways of specifying it.
- Pragmatics:
 - Other aspects of the language.
 - Implementation issues.



- Procedural languages:
 - Specify the action by a sequence of steps.
 - Examples: C, Pascal, VHDL, Verilog.
- Declarative languages:
 - Specify the problem by a set of declarations.
 - Example: Prolog.




Behavioral view procedural languages



Behavioral view declarative languages

_____ © GDM ____

- Combinational circuits:
 - Set of untimed assignments.
 - Each assignment represents a virtual logic gate.
 - Very similar to procedural models.
- Sequential circuits:
 - Use timing annotation for delayed signals.
 - Set of assignments over (delayed) variables.



Issues in hardware languages

_____ © GDM ___

- Mixing behavior and structure.
 - Controlling some implementation details.
- Primitive elements and variable semantics.
 - Multiple-assignment problem.
- Timing semantics.
 - Synthesis policies.


Silage example

© GDM
<pre>function IIR (a1, a2 , b1, b2, x: num) /* returns */ y : num =</pre>
begin
y = mid + a2 * mid@1 + b2 * mid@2;
mid = x + a1 * mid@1 + b1 * mid@2;
end

Example Behavior versus structure — © GDM — _____ © GDM ____ • Pipelined processor design • Express partitions in design. • Pipeline is an implementation issue. • Pure behavior is hard to specify. • A behavioral representation should not - I/O ports imply a structure. specify the pipeline. - Hierarchy may imply structure. • Most processor instruction sets are conceived • Hybrid representations. with an implementation in mind. • The behavior is defined to fit an implementation model. Semantics of variables Hardware primitives — © GDM — _____ © GDM ____

- Hardware basic units:
 - Logic gates.
 - Registers.
 - Black-boxes (e.g. complex units, RAMs).
- Connections.
- Ports.

- Variables are implemented in hardware by:
 - Registers.
 - Wires.
- The hardware can store information or not.
- Cases:
 - Combinational circuits.
 - Sequential circuits.



Timing semantics (event-driven semantics)

— © GDM —

• Digital synchronous implementation.

- An operation is triggered by some event:
 - If the inputs to an operation change \rightarrow the operation is re-evaluated.
- Used by simulators for efficiency reasons.

Synthesis policy for VHDL and Verilog

- © GDM -

- Operations are synchronized to a clock by using a *wait* (or @) command.
- Wait and @ statements delimit clock boundaries.
- Clock is a parameter of the model:
 - model is updated at each clock cycle.

Verilog example behavior of sequential logic circuit

_____ © GDM ____

module DIFFEQ (x, y, u , dx, a, clock, start); input [7:0] a, dx; inout [7:0] x, y, u; input clock, start; reg [7:0] xl, ul, yl; always begin wait (start); while (x < a)begin xl = x + dx;ul = u - (3 * x * u * dx) - (3 * y * dx);yl = y + (u * dx);@(posedge clock); x = xl; u = ul; y = yl;end

Abstract models

- © GDM -

- Models based on graphs.
- Useful for:
 - Machine-level processing.
 - Reasoning about properties.
- Derived from language models by compilation.


endmodule


Abstract models

Examples

— © GDM —

- Netlists:
 - Structural views.
- Logic networks
 - Mixed structural/behavioral views.
- State diagrams
 - Behavioral views of sequential logic models.
- Dataflow and sequencing graphs.
 - Abstraction of behavioral models.





 $ul = u - (3 \cdot x \cdot u \cdot dx) - (3 \cdot y \cdot dx)$ $yl = y + u \cdot dx$ c = xl < a

