# **RESOURCE SHARING**

© Giovanni De Micheli

Stanford University

### Outline

C GDM

- Resource-dominated circuits.
  - Flat and hierarchical graphs.
  - Functional and memory resources.
- Extensions.
  - Non resource-dominated circuits.
  - Concurrent scheduling and binding.
  - Module selection.

- Allocation:
  - Number of resources available.
- Binding:
  - Relation between operations and resources.
- Sharing:
  - Many-to-one relation.
- Optimum binding/sharing:
  - Minimize the resource usage.

### Binding

C GDM

- Limiting cases:
  - Dedicated resources:
    - \* One resource per operation.
    - \* No sharing.
  - One multi-task resource:
    - \* ALU.
  - One resource per type.

### Optimum sharing problem

C GDM

- Scheduled sequencing graphs.
  - Operation concurrency well defined.
- Consider *operation types* independently.
  - Problem decomposition.
  - Perform analysis for each resource type.

### **Compatibility and conflicts**

— © GDM —

- Operation compatibility:
  - Same type.
  - Non concurrent.
- Compatibility graph:
  - Vertices: operations.
  - Edges: compatibility relation.
- *Conflict* graph:
  - Complement of compatibility graph.

© GDM





Multiplier

ALU

# Algorithmic solution to the optimum binding problem

- Compatibility graph.
  - Partition the graph into a minimum number of cliques.
  - Find clique cover number  $\kappa(G_+)$ .
- Conflict graph.
  - Color the vertices
     by a minimum number of colors.
  - Find chromatic number  $\chi(G_{-})$ .
- NP-complete problems Heuristic algorithms.

- © GDM

<b>t1</b>	x=a+b	y=c+d	1	2
t2	s=x+y	t=x-y	3	4
t3	z=a+t		5	





Compatibility







ALU1: 1,3,5 ALU2: 2,4

- Comparability graph:
  - Graph G(V, E) has an orientation G(V, F) with the transitive property.

$$-(v_i, v_j) \in F \cup (v_j, v_k) \in F \implies (v_i, v_k) \in F.$$

- Interval graph:
  - Vertices correspond to *intervals*.
  - Edges correspond to interval intersection.
  - Subset of *chordal* graphs:
    - \* Every loop with more than three edges has a chord.

### Data-flow graphs (flat sequencing graphs)

- © GDM

- The compatibility/conflict graphs have special properties.
  - Compatibility:
    - \* Comparability graph.
  - Conflict:
    - \* Interval graph.
- Polynomial time solutions:
  - Golumbic's algorithm.
  - Left-edge algorithm.

### Example





## Example





### Left-edge algorithm

© GDM

• Input:

- Set of intervals with left and right edge.

- Rationale:
  - Sort intervals by left edge.
  - Assign non overlapping intervals to first color using the sorted list.
  - When possible intervals are exhausted increase color counter and repeat.

### Left-edge algorithm

- © GDM

```
LEFT\_EDGE(I) {
      Sort elements of I in a list L in ascending order of l_i;
      c = 0;
      while (some interval has not been colored ) do {
           S = \emptyset;
           r = 0;
           while (\exists s \in L \text{ such that } l_s > r) \mathbf{do} \{
                s = First element in the list L with l_s > r;
                S = S \cup \{s\};
                r = r_s;
                Delete s from L;
           }
           c = c + 1;
           Label elements of S with color c;
      }
}
```

### Example





© GDM

(b)



(c)

0 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 6 7 5 4

(d)

#### ILP formulation of binding

🗕 © GDM

• Boolean variables  $b_{ir}$ 

- Operation i bound to resource r.

- Boolean variables  $x_{il}$ 
  - Operation i scheduled to start at step l.

$$\sum_{r=1}^{a} b_{ir} = 1 \quad orall i 
onumber \ \sum_{i=1}^{n_{ops}} b_{ir} \quad \sum_{m=l-d_i+1}^{l} x_{im} \leq 1 \quad orall l \quad orall r$$

### Hierarchical sequencing graphs

\_\_\_\_\_ © GDM \_\_\_\_

- Hierarchical conflict/compatibility graphs.
  - Easy to compute.
  - Prevent sharing across hierarchy.
- Flatten hierarchy.
  - Bigger graphs.
  - Destroy nice properties.





— © GDM —

- Given a schedule:
  - Lifetime intervals for variables.
  - Lifetime overlaps.
- Conflict graph (*interval graph*).
  - Vertices  $\leftrightarrow$  variables.
  - Edges  $\leftrightarrow$  overlaps.
  - Interval graph.
- Compatibility graph (comparability graph).

- Complement of conflict graph.

# Register sharing data-flow graphs

🗕 🛈 GDM

- Given:
  - Variable lifetime conflict graph.
- Find:
  - Minimum number of registers storing all the variables.
- Key point:
  - Interval graph:
    - \* Left-edge algorithm. (Polynomial-time).



(a)

(b)

(c)

# Register sharing general case

- Iterative constructs:
  - Preserve values across iterations.
  - Circular-arc conflict graph:
    - \* Coloring is intractable.
- Hierarchical graphs:
  - General conflict graphs:
    - \* Coloring is intractable.
- Heuristic algorithms.



(a)

# Example Variable-lifetimes and circular-arc conflict graph

C GDM



- © GDM -

- Find *minimum number of ports* to access the required number of variables.
- Variables use the same port:
  - Port compatibility/conflict.
  - Similar to resource binding.
- Variables can use any port:
  - Decision variable  $x_{il}$  is TRUE when variable *i* is accessed at step *l*.

- Optimum: 
$$\max_{1 \le l \le \lambda + 1} \sum_{i=1}^{n_{var}} x_{il}.$$

#### Multiport-memory binding

🗕 🛈 GDM 🕨

- Find *maximum number of variables* to be stored through a fixed number of ports *a*.
  - Boolean variables  $\{b_i, i = 1, 2, ..., n_{var}\}$ :

\* Variable *i* is stored in array.

- max  $\sum_{i=1}^{n_{var}} b_i$  such that

 $-\sum_{i=1}^{n_{var}} b_i x_{il} \le a \qquad l=1,2,\ldots,\lambda+1$ 

# Example formulation

– © GDM •

 $\begin{array}{rll} Time-step \ 1 & : & r_3=r_1+r_2 \ ; \ r_{12}=r_1 \\ Time-step \ 2 & : & r_5=r_3+r_4 \ ; \ r_7=r_3*r_6 \ ; \ r_{13}=r_3 \\ Time-step \ 3 & : & r_8=r_3+r_5 \ ; \ r_9=r_1+r_7 \ ; \ r_{11}=r_{10}/r_5 \\ Time-step \ 4 & : & r_{14}=r_{11}\wedge r_8 \ ; \ r_{15}=r_{12}\vee r_9 \\ Time-step \ 5 & : & r_1=r_{14} \ ; \ r_2=r_{15} \end{array}$ 

 $\max \sum_{i=1}^{15} b_i$  such that

$$b_{1} + b_{2} + b_{3} + b_{12} \leq a$$
  

$$b_{3} + b_{4} + b_{5} + b_{6} + b_{7} + b_{13} \leq a$$
  

$$b_{1} + b_{3} + b_{5} + b_{7} + b_{8} + b_{9} + b_{10} + b_{11} \leq a$$
  

$$b_{8} + b_{9} + b_{11} + b_{12} + b_{14} + b_{15} \leq a$$
  

$$b_{1} + b_{2} + b_{14} + b_{15} \leq a$$

# Example solution

C GDM

• One port a = 1:

 $- \{b_2, b_4, b_8\}$  non-zero.

- 3 variables stored:  $v_2, v_4, v_8$ .

• Two ports a = 2:

- 6 variables stored:  $v_2, v_4, v_5, v_{10}, v_{12}, v_{14}$ 

• Three ports a = 3:

- 9 variables stored:  $v_1, v_2, v_4, v_6, v_8, v_{10}, v_{12}, v_{13}$ 

#### Bus sharing and binding

🗕 🔘 GDM

- Find the *minimum number of busses* to accommodate all data transfer.
- Find the *maximum number of data transfers* for a fixed number of busses.
- Similar to memory binding problem.
- ILP formulation or heuristic algorithms.

#### Example

© GDM



• One bus:

- 3 variables can be transferred.

• Two busses:

- All variables can be transferred.

### Scheduling and binding Resource dominated circuits

\_\_\_\_\_ © GDM \_\_\_\_

- Area and delay of resources dominate.
- Strategy:
  - Scheduling under area constraints:
    - \* Minimize latency.
  - Binding.
    - \* Share resource within bounds.
- Decoupling between scheduling and binding.

### Scheduling and binding General circuits

© GDM

- Area and delay influenced by:
  - Sparse logic, wiring, registers and control circuit.
- Binding affects the *cycle-time*:

- It may invalidate a schedule.

- Scheduling after binding:
  - Binding under restrictive assumptions.
  - Time-frame of operations not yet known.

# Scheduling and binding approaches

- Concurrent scheduling and binding.
  - ILP model- exact.
  - Some heuristic algorithms.
- Scheduling before binding:
  - Good for DSP application.
- Binding before scheduling:
- Iterative techniques.

### Module selection problem

- Library of resources:
  - More than one resource per type.
- Example:
  - Ripple-carry adder.
  - Carry look-ahead adder.
- Resource modeling:
  - Resource *subtypes* with:
    - \* (area, delay) parameters.

### Module selection solution

- ILP formulation:
  - Decision variables:
    - \* Select resource sub-type.
    - \* Determine (area, delay).
- Heuristic algorithms:
  - Determine *minimum latency* with fastest resource subtypes.
  - Recover area by using slower resources on non-critical paths.

#### Example

© GDM



• Multipliers with:

- (Area, delay) = (5,1) and (2,2)

• Latency bound of 5.

- © GDM



- Latency bound of 4.
  - Fast multipliers for  $\{v_1, v_2, v_3\}$ .
  - Slower multipliers can be used elsewhere.
    - \* Less sharing.
- Minimum-area design uses fast multipliers only.

### Summary

C GDM

- Resource sharing is reducible to coloring/clique-covering.
- Simple for flat graphs.
- Intractable, but still easy in practice, for other graphs.
- More complicated for non resource-dominated circuits.
- Extension: module selection.