mirror modules v False lif operation = "WERON mirror modules v False mirror modules v False mirror modules v False lif operation = "WEROR 2": mirror modules v False mirror modules v False mirror modules v False mirror modules v False mirror modules v False

miror_ob.selected mod.us
modifier_ob.select=1
bpy.context.scene.objects.ac

SILVACO

Digital Twins for Semiconductor Manufacturing Montreux, 2023

Raúl Camposano CTO

April 2023

Agenda

- Introduction
- TCAD
- Digital Twin Foundations

Semiconductors



Rock's Law

Just in case someone has not seen it.... Moore's Original graph



Fig. 2 Number of components per Integrated function for minimum cost per component extrapolated vs time.

Source: Gordon E. Moore,

Cramming More Components onto Integrated Circuits, *Electronics,* pp. 114–117, April 19, 1965.

Rock's Law

The cost of semiconductor chip fabrication doubles every 4 years (Arthur Rock, VC, 1965?)

"This fab could cost upwards of \$20 billion and represents TSMC's commitment to drive technology forward," Co-Chief Executive Mark Liu...

MARKETPLACE EUROPE

Intel will invest nearly \$90 billion in Europe's chipmaking industry

By Anna Cooban, CNN Business Updated 1:17 PM ET, Tue March 15, 2022

THE WALL STREET JOURNAL.

EU Seeks to Double Share of World Chip Market by 2030 in 'Digital Sovereignty' Drive

Bloc pledges more than \$150 billion to bolster technological independence

≡ F	orbes	Subscribe Sign In
Mar 23, 202 Intel Arizo	1, 04:05pm EST 4,292 views Invests \$20 Bi na Fabs	llion In 2 New
F	Jim McGregor Contribu Tirias Research Contrib Al	tor Jutor Group 🛈

Intel's Ocotillo manufacturing facility in..

[+]

In talking to Intel's new CEO Pat Gelsinger, you can't help but get excited about Intel's future. In his first major announcement, or should I say announcements, as CEO, Mr. Gelsinger unveiled a revised company manufacturing strategy, business strategy, and commitment to company goals. Mr.

The EDA Industry in Perspective



EDA Industry: Semiconductor + Software

Company	Employee s	Annual Sales	Market value	Major Locations, other than Silicon Valley	
Synopsys	15,000	\$3.7B	\$52B	India, China, Europe, Armenia	
Cadence	10,000	\$2.7B	\$50B	India, China, Europe, Taiwan	
Siemens EDA (Mentor)	~6,000	~\$1.6B	~\$20B	Oregon, India	
Other EDA & IP	~24,000	~\$6.5B	?	Worldwide	
Total EDA approx.	55,369	\$14.5B	>\$150B	Worldwide	

Intel

18.4%

16.8%

TSMC

12.8%

Semiconductor Industry Annual Revenue 2020 (total \$510 Billion)



Software Industry Annual Revenue 2020 [Total: \$507 Billion]





TCAD Market

TCAD Market

Copyright ©2023 Silvaco, Inc.

Silvaco at a Glance



TCAD Solutions From Atomistic to Large Scale



TCAD Target Markets



Typical Manufacturing Steps Simulated in TCAD



Typical Devices Simulated in TCAD Modeling Semiconductor Device Operation



Electro-Optical-Thermal-Stress-Chemistry

DTCO: Connecting Semiconductor Physics to Circuit Design



Silvaco DTCO Flow



Synopsys DTCO Flow

Visualization TCAD is not only solving Equations



Dual-gate Tunnel FET with one monolayer of MoS₂ Top: device structure with insulator (green), Mo (blue) and S (yellow) atoms Bottom left: Band Structure of the Wannier Hamiltonian Bottom right: TFET 1D band profile function of the gate voltage applied



A silicon nanowire FET with 20 orbitals per atom and 8 000 atoms with modespace and electron-phonon scattering: visualization of the NEGF results with Victory Visual Top: NWFET structure with spacers

Middle: Density of States resolved in space and energy for different grid voltages Bottom: Free charges in the NWFET

Digital Twins

- The concept and model of the digital twin was first publicly introduced in 2002 by <u>Michael Grieves</u>, at a <u>Society of Manufacturing Engineers</u> conference in <u>Troy, Michigan</u> as the conceptual model underlying PLM - now "Industry 4.0"
- NASA's solution for fixing the damaged Apollo 13 spacecraft is one of the earliest examples of digital twin usage: 15 simulators which were used to train NASA astronauts and controllers in every aspect of the mission, including failure scenarios.
- Models can be better than observations (in chip design this is obvious)

Digital Twins (1)

- Homunculus fallacy, dualism
- Neurological map within the sensory cortex





• Model of the world



Jeff Hawkins. *A Thousand Brains*, Basic Books, 2021



~150,000 similar cortical columns

Every part of the neocortex has the same complex circuitry, then every part is doing the same thing (Mountcastle, 1978)

Digital Twins (2)

• On Exactitude in Science (*Borges, 1946, El Rigor En La Ciencia*)

Imagines an empire where the science of cartography becomes so exact that only a map on 1:1 scale of the empire itself will suffice

 Sylvie and Bruno (*Lewis Carrol, 1889*)
 What do you consider the largest map that would be really useful? About six inches to the mile.

Only six inches! We very soon got to six yards to the mile. Then we tried a hundred yards to the mile. And then came the grandest idea of all ! We actually made a map of the country, on the scale of a mile to the mile! Have you used it much?

"it has never been spread out, yet, the farmers objected: they said it would cover the whole country, and shut out the sunlight ! So we now use the country itself, as its own map, and I assure you it does nearly as well.



• Atomistic 1:1



Digital Twins (3)



The Economist, May 7th, 2022

Such a plane would, in some sense, be *"aware"* of how its various components were performing... Researchers use it as an excuse for describing the system as "*conscious"*, a term which they say reflects a direction of travel rather than a goal. The Cranfield team hope to have a wholeaircraft digital twin operating with a degree of self-awareness flying on an aircraft by 2035. Whether such a system will include a sense of shame for lousy cabin service remains to be seen.

Virtual Process

Fig. 1: Schematic of the virtual process used in the game.

From: Human-machine collaboration for improving semiconductor process development



The input of the virtual process is a 'recipe' that controls the plasma interactions with a silicon wafer. For a given recipe, the simulator outputs metrics along with a cross-sectional image of a profile on the wafer. The target profile is shown along with examples of other profiles that do not meet target. The goal of the game is to find a suitable recipe at the lowest cost-to-target. CD, critical dimension.



Nature (Nature) ISSN 1476-4687 (online) ISSN 0028-0836 (print)

Exploring The Digital Twin Concept

- TCAD Process simulation virtualizes manufacturing
- Virtualizing the manufacturing process allows organizations to maintain a "digital twin" of their semiconductor process
- Accurate digital twins can focus on predictive power rather than on real time monitoring





Digital Twin for Circuit Optimization Chip Level Performance (Real World)

Typical diagram for chip level performance PPA



Chip level Performance-Area benchmark requires

- Accurate structures
- Device characteristics
- Parasitic component extraction
- Spice model parameter from device sim
- Layout editor, tools...

Performance

Chip speed is driven by

- transistor performance
- parasitic capacitance
- resistance



Area

Chip area is driven by

- transistor technology (FinFET, NW)
- standard cell architecture (PN ratio, Vdd/Vss scheme)

Power

• ...



Digital Twin for Circuit Optimization Chip Level Performance (Virtual World)

Simulation methodology for developing new technologies considering how technology (process and device design) impacts circuit performance



Area [um^2]

(0.52x)

Digital Twin for Circuit Optimization Chip Level Performance



Digital Twin for Process Optimization FinFET Fin Process (Real World)



Process control of FIN module is daunting task

- Previous process steps strongly influence the shape of the fin
- FIN etch chamber physics changes the fin profile
- Total number of process variables is massive (from litho uniformity to chamber conditions)

100 nm

• Interactions between process conditions play a big role

Foundries must understand the root cause of Pitch Walking (A B) and Critical Dimension (CD) uniformity issue throughout the process flow → Need very accurate process simulation combined with statistical analysis



	Target	delta
Fin CD	10 nm	5%
Fin Height	90 nm	4%
Pitch Walking	4 nm	4%
Last Fin Fat	2 nm	6%

Typical Fin module control parameter

Digital Twin for Process Optimization Fin Process Flow Simulation, Etch Chamber Model (Virtual word)

- Process simulation solutions offer a hierarchy of models going from solid modelling-based ۲ structure generation towards considering physical details of processes used when manufacturing devices
- Equipment properties are included in the simulation, including transport of particles from the • reactor into the feature scale domain



Self Aligned Quadruple Patterning SAQP process flow

Digital Twin for Process Optimization Fin Process Flow Simulation (Virtual word)

Simulation structures based on the Self Aligned Quadruple Patterning SAQP process flow



The shape of the FIN is driven by complex physical phenomena

- Selectivity of the materials w.r.t plasma
- Plasma flux distribution
- Polymer formation during the etch process
- Loading effect (Dense vs Open area)

Animation:

- Etch chamber modulate neutral and ion flux
- Chemical reaction create polymer at the sidewall enhancing vertical profile
- Large open area receive more etchant undergoing deeper etch
- Thickness of polymer at last fin is thicker making last fin fatter

Digital Twin for Process Optimization Digital Twin of the Fin Process









Virtual World



Digital Twin for Device Optimization FinFET Electrical Characteristics (Real World)

Step1: FinFET structure



Step2: Individual Tr. characteristics

Id/Vg for Vb=0, Vds=0.8 V Id/Vg for Vb=0, Vds=0.8 V <i>Id/Vg for Vb=0, Vds=0.8 V Id/Vg for Vb=0, Vds=0.8 V <i>Id/Vg for Vb=0,

Step3: Figure of Merit Intel 14nm @ 70pp Intel 14+ @ 70pp Intel 14+ @ 70pp Intel 14+ @ 84pp +23%

1.9

FINFET device performance improvement

- Many factors influence transistor dc characteristics
 - Channel length, Fin width, Vth/Well implantation, contact resistance, High-K characteristics etc.

-eakage Current

0.1

1.5

1.7

- Transistor performance is gauged by figure of merit, which contains variation sources
- Accurate physics based TCAD device solver is required

better

2.5

2.3

2.1

Drive Current

Digital Twin for Device Optimization FinFET Electrical Characteristics: Atomistic Simulation (Virtual World)





FINFET device characteristics by atomistic simulation

- As FinFET width is decreasing, the threshold voltage is increased
- Mechanism known as quantum confinement effect •
- Atomistic simulation provides accurate model
- Fin surface orientation changes quantum effect \rightarrow Important factor for gate around transistor optimization

Digital Twin for Device Optimization FinFET Electrical Characteristics: TCAD Simulation Flow (Virtual World)

Step1:FinFET structure



Step2: Individual Tr. Characteristics





FINFET device structure & device characteristics

- Victory Process for structure build
- Victory Device for device characterization
- Variation aware process/device simulation for extracting figure of merit

Digital Twin for Device Optimization Digital Twin of FinFET Electrical Characteristics

Optimized Sampling & Data Generation



Digital Twin Foundations

- A strong foundation is the key for an accurate digital twin
 - Accurate process structure simulation
 - Physics based process model
 - Atomic level device simulation
 - ML based data analytics
- Compute power is here
- Secretive industry Equipment⇔Fab⇔EDA⇔Design
- TCAD growing faster than industry overall, enables Virtual Fab

