

# Outline

- Position of cryptography in the design of embedded systems
  - Root of trust & secure composition
- Cryptography relies on hardware because it needs:
  - Feasibility & Performance
  - Secure implementation: protection against side-channel, fault attacks


2

- Secure key storage (PUFs)
- Quality random number generators
- $_{\circ}\;$  Acceleration of new crypto: COED and FHE
- Conclusions

**KU LEUVEN** 

**KU LEUVEN** 

# NEXT GENERATION EMBEDDED SYSTEMS



3

### How to evaluate security? Where to start?



Tesla Model X key fob (2020) https://youtu.be/clrNuBb3myE

Tesla Model S key fob (2018) https://youtu.be/aVIYuPzmJoY

[Lennert Wouters, COSIC]




Passive Keyless Entry and Start System:


- Wireless challenge response system
- No Mutual authentication (model S)
- Weak crypto (model S)
- Secure element, but problems with protocol (model X)
- · Off the shelf radios and components







5










We envision a research agenda in this area that should include, but is not limited to, the following: (1) design for fully secure end-to-end hardware and software solutions that are secure against various forms of attacks on operation, data, and communications; (2) security in the chip design tool chin that would enable end-to-end security solutions to be verified by design; (3) secure hardware upply chain covering chip fabrication, packaging, and system integration; (4) implementation of post-quantum cryptography; (5) implementation of low-power cryptography or secure communications and transactions; and (6) other privacy preserving hardware implementations for processing encrypted data.




We envision a research agenda in this area that should include, but is not limited to, the following: (1) design for fully secure end-to-end hardware and software solutions that are secure against various forms of attacks on peration, data, and communications; (2) security in the chip design tool chain that would enable end-to-end security solutions to be verified by design; (3) secure hardware supply chain covering chip fabrication, packaging, and system integration; (4) implementation of post-quantum cryptography; (5) implementation of low-power cryptography for secure communications and transactions; and (6) other privacy preserving hardware implementations for processing encrypted data.

13


# Side-channel and fault attacks


- · Many types of side-channel analysis
  - Power, Electro Magnetic (EM), Time,
  - Micro-architectural side-channel: cache, transient execution attacks
- Many types of fault or active attacks:
  - EM, laser, clock, voltage glitch, etc.
- Local or remote
- Combined attacks


AES with and without countermeasure; WDDL countermeasure integrated into standard cell design methodology




**KU LEUVEN** 









**KU LEUVEN** 

# Masking in practice is HARD

### • Experiment: first order SW masked AES evaluated for:

- Side-channel leakage
- Timing

#### Randomness requirements


Paper title	Published venue	masking method
Provably Secure Higher-Order Masking of AES	CHES 2010	boolean
Higher order masking of look-up tables	Eurocrypt 2014	boolean
All the AES You Need on Cortex-M3 and M4	SAC 2016	boolean
Consolidating Inner Product Masking	Asiacrypt 2017	inner product
First-Order Masking with Only Two Random Bits	CCS-TIS 2019	boolean
Side-channel Masking with Pseudo-Random Generator	Eurocrypt 2020	boolean
Detecting faults in inner product masking scheme	JCEN 2020	inner product
Fixslicing AES-like Ciphers	TCHES 2021	boolean


19


[A. Becker, L. Wouters, Cosade 2022]


#### Results [Cosade 2022] Key recovery with first order attack • Incorrect TRNG instantiations • Benchmarking issues Software bugs Paper title Published venue masking method Provably Secure Higher-Order Masking of AES CHES 2010 boolean Higher order masking of look-up tables Eurocrypt 2014 boolean • All the AES You Need on Cortex-M3 and M4 SAC 2016 boolean Consolidating Inner Product Masking Asiacrypt 2017 inner product • First-Order Masking with Only Two Random Bits CCS-TIS 2019 boolean Side-channel Masking with Pseudo-Random Generator Eurocrypt 2020 boolean Detecting faults in inner product masking scheme **JCEN 2020** inner product • Fixslicing AES-like Ciphers TCHES 2021 boolean 20 **KU LEUVEN**


# Set-up in the lab









































N / I	at a second	1.0	and the second second
IVIASI	king	IS	expensive


CPU cycles x1000 Scheme	Unmasked	1 <sup>st</sup> order n=2	2 <sup>nd</sup> order n=3	3 <sup>rd</sup> order n=4	
Saber	773	3,011 (1x)	5,534 (1x)	8,591 (1x)	
Kyber [2]	804	7,716 (2.56x)	11,880 (2.14x)	16,715 (1.94x)	
COST	1x	3.9x – 9.6x	7.2x – 14.8x	11.1x – 20.8x	
Random bytes		12 KB	42 KB	90 KB	
<ul> <li>Masked Kyber more expensive vs Saber         <ul> <li>Power of two</li> <li>Rounding vs error sampling</li> </ul> </li> <li>Masking is expensive AND requires randomness</li> </ul>					
		34		KU LEUVE	




















BGV parameters in DPRIVE						
Parameter	Range	Example				
Security parameter	N/A	128 bits				
Ring dimension N	512 - 65536	65536				
Plaintext modulus $p^r$	$\geq 2$	$127^{3}$				
Ciphertext packing $\ell$	1 - 65536	64 slots				
Max $log_2(QP)$ for key switching	20 - 1782	1782 bits				
Max $\log_2(Q)$ for ciphertext	20 - 1263	1263 bits				
Max multiplicative depth $L$	N/A	31				
Ciphertext: 21 MB, Key-switch key: 84 MB						
42		KU LEUVEN				














**KU LEUVEN** 


# Performance of Homomorphic Multiplication


- Each multiplication takes 4.34 ms.
- The overhead of a ciphertext transfer is 0.11 ms.
- A single coprocessor achieves 230 multiplications per second.
- Six coprocessors running in parallel achieves 613 multiplications.


	Comparis	son					
	Achieve 61	3 homo	morphic mul	tiplications per sec	ond		
		edup w.	.r.t. a highly o	optimized software nes more work fo			
Com	nute: Amazon FC2 Instanc	pc.					
Com	pute: Amazon EC2 Instance	es: Instances	Usage	Туре		Billing Option	Monthly Cost
Com	•		Usage	Type Linux on f1.2xlarge	Ø	Billing Option	
Com	Description	Instances	-	Linux on f1.2xlarge	0		Cost


49




















Results							
		LUT / FFs / DSP / BRAM	f (MHz)	l (ms)	TP (PBS/ms)		
• FPGA	FPT	595K / 1024K / 5980 / 14.5Mb	200	0.58	25.0		
	YKP	842K / 662K / 7202 / 338Mb 442K / 342K / 6910 / 409Mb	180 180	3.76 1.88	3.5 2.7		
ASIC	MATCHA	$36.96$ mm $^2$ 16nm PTM	2000	0.2	10		
• CPU	CONCRETE	Intel Xeon Silver 4208	2100	32	0.03		
• GPU	cuFHE	NVIDIA GeForce RTX 3090	1700	9.34	9.6		
FHE demonstration available from: https://www.youtube.com/watch?v=Bbkc1lavkGo&list=PLnbmMskCVh1ei6AkXHDTAefkGZaBmtUQO&index=10 Presented at FHE 2023							

60

### Conclusions – lessons learned

- Trust and trustworthy design
- Efficient AND secure cryptography
- · Masking as countermeasure is hard and expensive
- Novel crypto challenges:
  - Post-quantum cryptography
  - Computing on encrypted data

**KU LEUVEN** 

**KU LEUVEN**