



ISS/SSS Research Overview (System-level design tools)


Rainer Leupers
Software for Systems on Silicon (SSS)
RWTH Aachen University



Institute for Integrated Signal Processing Systems

Research hypotheses


- Future embedded architecture styles
 - Domain specific MPSoC platforms
 - Standard CPUs and customizable processors as building blocks
 - Network-on-chip based interconnect
- Consequence
 - Need for novel ESL tools
 - Increasing emphasis on eSW design tools



	2003	2009	2013
Frequency (MHz)	300	600	1500
Giga Operations per Second	0.3	14	2458
Operations per Cycle	1	23	1639

ITRS roadmap for wireless terminals

Addressing MPSoC ESL tool challenges



Overview: MPSoC ESL tool challenges



C compilers


ASIP design tools

Fast MPSoC simulation

MPSoC programming and compilation

LISATek ASIP architecture exploration

- Unified processor model in LISA 2.0 architecture description language (ADL)
- Integrated processor development environment
- Automatic generation of:
 - SW tools
 - HW models
- Now available as CoWare Processor Designer



LISATek C compiler generation

LISA processor model

```
SYNTAX      {  
    "ADD" dst, src1, src2  
}  
  
CODING      {  
    0b0010 dst src1 src2  
}  
  
BEHAVIOR    {  
    ALU_read (src1, src2);  
    ALU_add ();  
    Update_flags ();  
    writeback (dst);  
}  
  
SEMANTICS   {  
    src1 + src2 → dst;  
}  
  
...
```




Autom. analyses


Manual refinement



GUI




CoSy system




C Compiler

Adding retargetable code optimizations

- High-level (compiler IR)
 - Enabled by CoSy's engine concept
- Low-level (ASM):



Sample retargetable code optimization engines



```
If ( a > b )
{
    // Then Block
}
Else
{
    //Else Block
}
```


```
CMP a,b
JMPGT Then
//Else Block
JMP EndThen
```

```
Then:
//ThenBlock
EndThen:
```

```
CMPGT a,b,flag
[ flag ] //ThenBlock
[! flag ] //ElseBlock
```

SIMD instructions

conditional instructions,
predicated execution




linear scan
register allocation

- [DATE2005, ISSS2006]
- Currently in production

Compiler support for clustered VLIW

- Important intermediate step between scalar processors and MPSoC
- Reduced # of reg file ports, at the expense of inter-cluster communication code
- Good code quality requires novel compiler techniques (phase coupling, instruction partitioning, SW pipelining)




C compilers

→ ASIP design tools


Fast MPSoC simulation

MPSoC programming and compilation


- ADL based (ASIP-from-scratch)
 - E.g. LISATek, Target, Expression
 - Max. flexibility + efficiency, but significant design effort
- Configurable processor cores
 - E.g. Tensilica Xtensa, MIPS CorExtend, ARC Tangent
 - Pre-designed + pre-verified core
 - Efficiency via custom instruction set extensions (ISE)
- Special case: reconfigurable processors
 - E.g. Stretch



ISE design tools



A New Architecture Class: reconfigurable ASIPs



Source: T.Noll, RWTH Aachen

C compilers


ASIP design tools

→ Fast MPSoC simulation

MPSoC programming and compilation



What is a virtual platform?

- A SW model of a HW SoC platform
- Enables...
 - HW platform architecture exploration and optimization
 - SW development, debugging, and optimization
 - Concurrent HW/SW design („HW/SW codesign“)
- Requirements
 - High simulation speed
 - Speed/accuracy trade-off
 - Flexibility
 - Usability for non-HW-experts




Need for speed


- Instruction set simulator (ISS) is at the heart of virtual platforms
- ISS speed evolution
 - Early interpretive: few KIPS
 - Fast interpretive: ~100 KIPS
 - Compiled: ~10 MIPS
 - SW Sim. Cache: ~10 MIPS
 - Binary translation: 50-100 MIPS
- Challenge:
 - Instruction-accurate ISS technology has been pushed to its limits
 - How to handle future many-core MPSoC?




Example: SHAPES platform



Scalable HW architecture
for high-performance applications





Multi-Tile Chip




Virtual SHAPES platform

- Single-tile model (ARM9, Magic VLIW DSP, memories, peripherals) developed with CoWare Virtual Platform Designer
- Reasonable speed for one tile
- But: difficult to scale to multi-tile, multi-chip



Hybrid Simulator (HySim) overview



[MPSOC2007, ISSS/CODES2007, EMSOFT2007]

C compilers

ASIP design tools

Fast MPSoC simulation

→ MPSoC programming and compilation

How to map a complex application to MPSoC?



- Current programming languages are sequential
- Parallel programming very tedious
- Need for spatial and temporal mapping
- Need for static and dynamic task creation/scheduling
 - OS or HW IP support
- Ideal case:
 - Compiler performs automated task-to-processor mapping and scheduling

```
susen_corners(in,r_bp,max_no,corner_list,x_size,y_size)
uchar    *in, *bp;
int     *r, max_no, x_size, y_size;
CORNER_LIST corner_list;

int n,x,y,sq_xx,y;
i,j,*sqx,*cgy;
float divide;
uchar c,*p,*cp;


memset (r,0,x_size * y_size * sizeof(int));
cgy=(int *)malloc(x_size*y_size*sizeof(int));
cgy=(int *)malloc(x_size*y_size*sizeof(int));

for (i=5;i<y_size-5;i++)
  for (j=5;j<x_size-5;j++) {
    n=100;
    p=in + (i-3)*x_size + j - 1;
    cp=bp + in[i*x_size+j];
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    p+=x_size-3;
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    p+=x_size-5;
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    p+=x_size-6;
    n+=*(cp-*p++);
    n+=*(cp-*p++);
    n+=*(cp-*p++);
  }
```



Long term solution


- New parallel programming languages
- Exploit parallelism inherent in high-level specs
- E.g. SPD or StateCharts



New programming models

- E.g. OpenMP for Intel multi-core programming
- Enhancing standard languages (C/C++) with parallel programming pragmas
- Problems:
 - Need OpenMP enabled compiler
 - Tedious manual identification of potential parallelism
 - Not safe (e.g. thread race conditions, critical regions), need thread checker etc.

```
#pragma omp parallel  
#pragma omp for  
    for (i=0; i<N; i++) {  
        Do_Work(i);  
    }
```



MPSoC compiler concept (MAPS)

```
void JPEGtop(FILE *fp){  
    int i, ii, j;  
    short DCy=0, DCcb=0, DCcr=0; // DC values  
    buf_state state; // for bitstream buffer state  
    state.put_bits = 0; state.put_buffer = 0;  
    for(i = 0; i < imageSizeYPadding;){  
        for(ii = 0; ii < 8; ii ++){  
            ReadOneLine(fp, i ++); // row 0: RGB => Y0/Y1,Cb0,Cr0  
            ReadOneLine(fp, i ++); // row 1: RGB => Y0/Y1,Cb0,Cr0  
            { DownsampleCbCr(i);} // Cb0,Cr0 => Cb,Cr  
        }  
        // call the core functions  
        int nR = (i - 8 >= imageSizeY); // 2nd row is dummy  
        for(j = 0; j < imageSizeX; j += 16){  
            int nC = (j + 8 >= imageSizeX); // 2nd col is dummy  
            // process Y components  
            BLK8x8(&Y0[j],0,&DCy,&state,0);  
            BLK8x8(&Y0[j+8],0,&DCy,&state,nC);  
            // process Y components  
            BLK8x8(&Y1[j],0,&DCy,&state,nR);  
            BLK8x8(&Y1[j+8],0,&DCy,&state,nC+nR);  
            // process Cb/Cr components  
        }  
    }  
}
```

Sequential code




```
void JPEGtop(FILE *fp){  
    int i, ii, j;  
    short DCy=0, DCcb=0, DCcr=0; // DC values  
    state state; // for bitstream buffer state  
    state.put_bits = 0; state.put_buffer = 0;  
    for(i = 0; i < imageSizeYPadding;){  
        for(ii = 0; ii < 8; ii ++){  
            ReadOneLine(fp, i ++); // row 0: RGB => Y0/Y1,Cb0,Cr0  
            ReadOneLine(fp, i ++); // row 1: RGB => Y0/Y1,Cb0,Cr0  
            HREAD(Dsamp) { DownsampleCbCr(i);} // Cb0,Cr0 => Cb,Cr  
        }  
        // call the core functions  
        nt nR = (i - 8 >= imageSizeY); // 2nd row is dummy  
        for(j = 0; j < imageSizeX; j += 16){  
            int nC = (j + 8 >= imageSizeX); // 2nd col is dummy  
            THREAD(Y0) { // process Y components  
                BLK8x8(&Y0[j],0,&DCy,&state,0);  
                BLK8x8(&Y0[j+8],0,&DCy,&state,nC);  
            }  
            THREAD(Y1) { // process Y components  
                BLK8x8(&Y1[j],0,&DCy,&state,nR);  
                BLK8x8(&Y1[j+8],0,&DCy,&state,nC+nR);  
            }  
            THREAD(Cb) { // process Cb/Cr components  
                BLK8x8(&Cb[j],0,&DCcb,&state,0);  
                BLK8x8(&Cb[j+8],0,&DCcb,&state,nC);  
            }  
        }  
    }  
}
```


Threaded code

- Application code profiling (static/dynamic)
- Semi-automatic code parallelization
- Task to processor mapping based on abstract MPSoC platform model

MAPS compiler flow



- ISS cooperation with TokyoTech
- First instance of MAPS backend being built for TCT
- TCT has tool support for threaded code mapping + simulators and chip prototype





Institute for
Integrated Signal
Processing Systems



Thank you !

www.iss.rwth-aachen.de



Institute for Integrated Signal Processing Systems